A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching-state redundancy - Part II

被引:35
作者
Tekwani, P. N. [1 ]
Kanchan, R. S. [1 ]
Gopakumar, K. [1 ]
机构
[1] Indian Inst Sci, Ctr Elect Design & Technol, Bangalore 560012, Karnataka, India
关键词
closed-loop control; common-mode voltage (CMV) elimination; dc-link capacitor voltage balancing; induction motor (IM) drive; multilevel inverter; switching-state redundancy; MULTILEVEL CONVERTERS;
D O I
10.1109/TIE.2007.892634
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The open-loop control scheme presented in part I of this paper for a dual five-level-inverter-fed induction motor (IM) drive with two dc power supplies maintains dc-link capacitor voltage balancing and common-mode voltage (CMV) elimination throughout the operating range of the drive. The operating limitation of the proposed open-loop control scheme to take corrective action toward the existing unbalance in the dc-link-capacitor voltages is also pointed out in part I of this. paper. As a solution to this, a simple closed-loop control scheme, which is based only on the switching-state redundancy, is proposed in this part of the paper. The proposed closed-loop control scheme not only prevents further unbalancing of capacitor voltages but also takes corrective actions to bring back the capacitor voltages in the balanced state. The proposed closed-loop scheme achieves dc-link capacitor voltage balancing and elimination of CMV together in the complete modulation range, including overmodulation of up to the 24-step operation. The proposed control scheme does not affect the output fundamental voltage generated by the inverter, as it effectively utilizes only the availability of redundant switching states of the inverter, and does not call for additional power circuit hardware. The scheme is presented with the simulation studies and experimentally verified with a 1.5-kW open-end winding IM drive.
引用
收藏
页码:2609 / 2617
页数:9
相关论文
共 20 条
[1]   Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms [J].
Beig, Abdul Rahiman ;
Narayanan, G. ;
Ranganathan, V. T. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) :486-494
[2]   A new simplified multilevel inverter topology for dc-ac conversion [J].
Ceglia, Gerardo ;
Guzman, Victor ;
Sanchez, Carlos ;
Ibanez, Fernando ;
Walter, Julio ;
Gimenez, Maria I. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (05) :1311-1319
[3]   A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J].
Celanovic, N ;
Boroyevich, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) :242-249
[4]  
Cheng DCH, 2006, CAN J ANAESTH, V53, P6, DOI 10.1007/BF03021521
[5]   A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage [J].
Cheng, Ying ;
Qian, Chang ;
Crow, Mariesa L. ;
Pekarek, Steve ;
Atcitty, Stan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (05) :1512-1521
[6]   Analysis of a four-level dc/dc buck converter [J].
Corzine, KA ;
Yuen, J ;
Baker, JR .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :746-751
[7]   A new AC/AC multilevel converter family [J].
Glinka, M ;
Marquardt, R .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (03) :662-669
[8]  
Kanchan R. S., 2005, International Electric Machines and Drives Conference (IEEE Cat. No.05EX1023C), P1445, DOI 10.1109/IEMDC.2005.195911
[9]   A symmetric carrier technique of CRPWM for voltage balance method of flying-capacitor multilevel inverter [J].
Kang, DW ;
Lee, BK ;
Jeon, JH ;
Kim, TJ ;
Hyun, DS .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (03) :879-888
[10]   A generalized Undeland snubber for flying capacitor multilevel inverter and converter [J].
Kim, ID ;
Nho, EC ;
Kim, HG ;
Ko, JS .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2004, 51 (06) :1290-1296