Time-based frequency band selection method for phase-locked loops

被引:3
作者
Lin, TH [1 ]
Lai, YJ [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10764, Taiwan
关键词
D O I
10.1049/el:20052451
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-performance phase-locked loops (PLLs) often require voltage-controlled oscillators (VCOs) employing both discrete and continuous tuning mechanisms to satisfy a wide frequency range and a low VCO tuning gain simultaneously An auxiliary circuit is required to facilitate the selection among a group of discrete hands. An agile technique to search for an optimun VCO frequency band is proposed. The search is based on measuring the period difference between a reference and the VCO-divided signals. The VCO band selection circuit is implemented with a 10 GHz PLL in a 0.18 mu m CMOS process and consumes only an extra 3 mA. The band selection time is less than 4 mu s.
引用
收藏
页码:1279 / 1281
页数:3
相关论文
共 2 条
[1]   A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop [J].
Lin, TH ;
Kaiser, WJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :424-431
[2]   A CMOS self-calibrating frequency synthesizer [J].
Wilson, WB ;
Moon, UK ;
Lakshmikumar, KR ;
Dai, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) :1437-1444