A 1.5GHz, Sub-2mW CMOS dual-modulus prescaler

被引:9
作者
Benachour, A [1 ]
Embabi, SHK [1 ]
Ali, A [1 ]
机构
[1] Texas A&M Univ, College Stn, TX 77843 USA
来源
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词
D O I
10.1109/CICC.1999.777356
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A 16/17 dual-modulus prescaler based on an improved phase switching architecture has been designed. It will be shown that moving the switching operation one stage closer to the input signal not only saves a significant amount of power, but also results in a more robust dual-modulus prescaler that, further, has a greatly reduced susceptibility to noise and spurious tones. With a 2.7V power supply, measurements show that the prescaler draws less than 700 mu A while running at 1.5GHz.
引用
收藏
页码:613 / 616
页数:4
相关论文
共 4 条
[1]   MULTIGIGAHERTZ CMOS DUAL-MODULUS PRESCALAR IC [J].
CONG, HI ;
ANDREWS, JM ;
BOULIN, DM ;
FANG, SC ;
HILLENIUS, SJ ;
MICHEJDA, JA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1189-1194
[2]   A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :890-897
[3]   7.3-GHZ DYNAMIC FREQUENCY-DIVIDERS MONOLITHICALLY INTEGRATED IN A STANDARD BIPOLAR TECHNOLOGY [J].
DERKSEN, RH ;
REIN, HM .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1988, 36 (03) :537-541
[4]   High-speed architecture for a programmable frequency divider and a dual-modulus prescaler [J].
Larsson, PO .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) :744-748