Generation of technology-independent retargetable analog blocks

被引：18

作者：

Castro-López, R ^{[1
]}

Fernández, FV ^{[1
]}

Medeiro, F ^{[1
]}

Rodríguez-Vázquez, A ^{[1
]}

机构：

[1] Ctr Nacl Microelect, Inst Microelect Sevilla, Edificio CICA, E-41012 Seville, Spain

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2002年 / 33卷 / 02期

关键词：

design reuse; analog soft IP blocks; technology migration; automated circuit design;

D O I：

10.1023/A:1021268032124

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 [计算机科学与技术];

摘要：

This paper introduces a complete methodology for retargeting of analog cells to different sets of specifications. This methodology is technology-independent, thus allowing the migration, from one technology to another, of the circuit under retargeting. Careful integration of the device sizing and layout generation tasks via the incorporation of layout constraints during the sizing process allows to generate fully functional designs in a few minutes. The methodology is illustrated via the retargeting of a fully-differential Miller-compensated two-stage operational amplifier for a new set of specifications and two different technological processes.

引用

页码：157 / 170

页数：14

共 17 条

[1]

[Anonymous], 1999, Top-Down Design of High-Performance Sigma-Delta Modulators

[2]

*CAD DES SYST, 1997, VIRT PAR CELLS REF M

[3]

*CAD DES SYST, 1997, CUST LAYOUT SKILL FU

[4]

KOAN ANAGRAM-II - NEW TOOLS FOR DEVICE-LEVEL ANALOG PLACEMENT AND ROUTING [J].

COHN, JM ;

GARROD, DJ ;

RUTENBAR, RA ;

CARLEY, LR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) :330-342

[5]

Conway J. D., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P513, DOI 10.1109/EDAC.1992.205989

[6]

IDAC - AN INTERACTIVE DESIGN TOOL FOR ANALOG CMOS CIRCUITS [J].

DEGRAUWE, MGR ;

NYS, O ;

DIJKSTRA, E ;

RIJMENANTS, J ;

BITZ, S ;

GOFFART, BLA ;

VITTOZ, EA ;

CSERVENY, S ;

MEIXENBERGER, C ;

VANDERSTAPPEN, G ;

OGUEY, HJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :1106-1116

[7]

ANALOG CIRCUIT-DESIGN OPTIMIZATION BASED ON SYMBOLIC SIMULATION AND SIMULATED ANNEALING [J].

GIELEN, GGE ;

WALSCHARTS, HCC ;

SANSEN, WMC .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :707-713

[8]

OPASYN - A COMPILER FOR CMOS OPERATIONAL-AMPLIFIERS [J].

HAN, YK ;

SEQUIN, CH ;

GRAY, PR .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (02) :113-125

[9]

OASYS - A FRAMEWORK FOR ANALOG CIRCUIT SYNTHESIS [J].

HARJANI, R ;

RUTENBAR, RA ;

CARLEY, LR .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (12) :1247-1266

[10]

A PERFORMANCE-DRIVEN PLACEMENT TOOL FOR ANALOG INTEGRATED-CIRCUITS [J].

LAMPAERT, K ;

GIELEN, G ;

SANSEN, WM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) :773-780

← 1 2 →