Networks on chips: A new SoC paradigm

被引：1771

作者：

Benini, L ^{[1
]}

De Micheli, G

机构：

[1] Univ Bologna, Dept Elect & Comp Sci, I-40126 Bologna, Italy

[2] Stanford Univ, Stanford, CA 94305 USA

来源：

COMPUTER | 2002年 / 35卷 / 01期

关键词：

Globally asynchronous chips - Locally synchronous chips - Micronetwork control - On chip micronetworks - On chip signal transmission - System on chip design - Wiring delays;

D O I：

10.1109/2.976921

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

On-chip micronetworks, designed with a layered methodology, will meet the distinctive challenges of providing functionally correct, reliable operation of interacting system-on-chip components.

引用

页码：70 / +

页数：10

共 12 条

[1] A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP
Ackland, B
Anesko, A
Brinthaupt, D
Daubert, SJ
Kalavade, A
Knobloch, J
Micca, E
Moturi, M
Nicol, CJ
O'Neill, JH
Othmer, J
Säckinger, E
Singh, KJ
Sweet, J
Terman, CJ
Williams, J
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) : 412 - 424
[2] AGARWAL A, 1999, SCI AM AUG, P60
[3] System-level power optimization: Techniques and tools
Benini, L
De Micheli, G
[J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (02) : 115 - 192
[4] Dally W, 2008, DIGITAL SYSTEMS ENG
[5] Duato J., 1997, INTERCONNECTION NETW
[6] Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
[7] Toward achieving energy efficiency in presence, of deep submicron noise
Hegde, R
Shanbhag, NR
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 379 - 391
[8] The future of wires
Ho, R
Mai, KW
Horowitz, MA
[J]. PROCEEDINGS OF THE IEEE, 2001, 89 (04) : 490 - 504
[9] A global wiring paradigm for deep submicron design
Sylvester, D
Keutzer, K
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (02) : 242 - 252
[10] THEIS T, 2000, IBM J RES DEV MAY, P379

← 1 2 →