An adjustable work function technology using Mo gate for CMOS devices

被引:142
作者
Lin, R [1 ]
Lu, Q
Ranade, P
King, TJ
Hu, CM
机构
[1] PDF Solut, San Jose, CA 95110 USA
[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
关键词
CMOS; gate implantation; metal gate; molybdenum; MOSFET; work function;
D O I
10.1109/55.974809
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nitrogen implantation of Mo gate was used to fabricate MOS capacitors and CMOS transistors. Initial studies demonstrate that the work function of Mo is sensitive to nitrogen implantation energy. Mo with (110) orientation exhibits a high work function, making it suitable for bulk p-MOSFET gate electrodes. Nitrogen implantation can be used to lower the Mo work function, making it suitable for n-MOSFET gate electrodes. A gate work function reduction of 0.42 eV was achieved for the n-FETs on CMOS wafers. With further optimization, this single metal gate technology may potentially replace conventional poly-Si gate technology for CMOS and can also be used for multiple-V-T technologies.
引用
收藏
页码:49 / 51
页数:3
相关论文
共 13 条
[1]   SURFACE STATES AND RECTIFICATION AT A METAL SEMI-CONDUCTOR CONTACT [J].
BARDEEN, J .
PHYSICAL REVIEW, 1947, 71 (10) :717-727
[2]   Gate length scaling and threshold voltage control of double-gate MOSFETs. [J].
Chang, L ;
Tang, S ;
King, TJ ;
Bokor, J ;
Hu, C .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :719-722
[3]  
Lee WC, 2000, 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P198
[4]  
Lu Q, 2000, INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, P641, DOI 10.1109/IEDM.2000.904401
[5]   Dual-metal gate technology for deep-submicron CMOS transistors [J].
Lu, Q ;
Yee, YC ;
Ranade, P ;
Takeuchi, H ;
King, TJ ;
Hu, CM ;
Song, SC ;
Luan, HF ;
Kwong, DL .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :72-73
[6]   WORK FUNCTION OF ELEMENTS AND ITS PERIODICITY [J].
MICHAELSON, HB .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (11) :4729-4733
[7]  
RANADE P, 2000, MRS S P SAN FRANC CA, V611
[8]  
RANADE P, 2001, ELECTROCHEM SOLID ST
[9]  
*SEM IND ASS, 2000, INT TECHN ROADM SEM
[10]   CMOS scaling into the nanometer regime [J].
Taur, Y ;
Buchanan, DA ;
Chen, W ;
Frank, DJ ;
Ismail, KE ;
Lo, SH ;
SaiHalasz, GA ;
Viswanathan, RG ;
Wann, HJC ;
Wind, SJ ;
Wong, HS .
PROCEEDINGS OF THE IEEE, 1997, 85 (04) :486-504