Cost-effective cleaning and high-quality thin gate oxides

被引:41
作者
Heyns, MM
Bearda, T
Cornelissen, I
De Gendt, S
Degraeve, R
Groeseneken, G
Kenens, C
Knotter, DM
Loewenstein, LM
Mertens, PW
Mertens, S
Meuris, M
Nigam, T
Schaekers, M
Teerlinck, I
Vandervorst, W
Vos, R
Wolke, K
机构
[1] IMEC, Ultra Clean Proc Grp, B-3001 Heverlee, Belgium
[2] Philips Res, Semicond Proc Modules Dept, Eindhoven, Netherlands
[3] Texas Instruments Inc, Dallas, TX 75234 USA
[4] STEAG Microtech, Proc Applicat & Dev Div, Pliezhausen, Germany
[5] IMEC, Reliabil Phys Grp, B-3001 Heverlee, Belgium
[6] IMEC, Res Grp Reliabil Phys Submicron Technol, B-3001 Heverlee, Belgium
关键词
D O I
10.1147/rd.433.0339
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Some recent findings in the area of wafer cleaning and thin oxide properties are presented in this paper. Results are shown for a practical implementation of a simplified cleaning concept that combines excellent performance in terms of metal and particle removal with low chemical and DI-water consumption. The effect of organic contamination on ultrathin gate-oxide integrity is illustrated, and the feasibility of using ozonated DI water as an organic removal step is discussed. Metal outplating from HF and HF/HCl solutions is investigated. Also, the final rinsing step is critically evaluated. It is demonstrated that Si surface roughness without the presence of metal contaminants does not degrade gate-oxide integrity. Finally, some critical remarks on the reliability measurements for ultrathin gate oxides are given; it is shown that erroneous conclusions Can be drawn from constant-current charge-to-breakdown measurements.
引用
收藏
页码:339 / 350
页数:12
相关论文
共 54 条
[11]  
Fabry L., 1996, Proceedings of the Third International Symposium on Ultra Clean Processing of Silicon Surfaces. UCPSS '96, P163
[12]   THE PHYSICS OF HOT-ELECTRON DEGRADATION OF SI MOSFETS - CAN WE UNDERSTAND IT [J].
FISCHETTI, MV ;
LAUX, SE ;
DIMARIA, DJ .
APPLIED SURFACE SCIENCE, 1989, 39 (1-4) :578-596
[13]   THEORY OF HIGH-FIELD ELECTRON-TRANSPORT IN SILICON DIOXIDE [J].
FISCHETTI, MV ;
DIMARIA, DJ ;
BRORSON, SD ;
THEIS, TN ;
KIRTLEY, JR .
PHYSICAL REVIEW B, 1985, 31 (12) :8124-8142
[14]  
Fyen W., 1996, Proceedings of the Third International Symposium on Ultra Clean Processing of Silicon Surfaces. UCPSS '96, P131
[15]  
Groeseneken G, 1997, ELEC SOC S, V97, P3
[16]  
Hedge R.I., 1996, J VAC SCI TECHNOL B, V14, P3299
[17]  
HEYNS MM, 1997, P SEM GEN TECHN SESS
[18]   CHARACTERIZATION OF SILICON SURFACE MICROROUGHNESS AND TUNNELING TRANSPORT THROUGH ULTRATHIN GATE OXIDE [J].
HIROSE, M ;
HIROSHIMA, M ;
YASADA, T ;
MIYAZAKI, S .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1994, 12 (04) :1864-1868
[19]   Effect of extreme surface roughness on the electrical characteristics of ultra-thin gate oxides [J].
Houssa, M ;
Nigam, T ;
Mertens, PW ;
Heyns, MM .
SOLID-STATE ELECTRONICS, 1999, 43 (01) :159-167
[20]  
HURD T, 1996, P I ENV SCI 40 ANN T, V1, P218