Investigation of DC hot-carrier degradation at elevated temperatures for n-channel metal-oxide-semiconductor field-effect-transistor of 0.13 μm technology

被引:8
作者
Lin, Jung-Chun
Chen, Shuang-Yuan
Chen, Hung-Wen
Jhou, Ze-Wei
Lin, Hung-Chuan
Chou, Sam
Ko, Joe
Lei, Tien-Fu
Haung, Heng-Sheng
机构
[1] United Microelect Corp, Special Technol Div, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[3] Natl Taipei Univ Technol, Inst Mechatron Engn, Taipei 106, Taiwan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2006年 / 45卷 / 4B期
关键词
digital; analog; hot-carrier; HCI; reliability; temperature;
D O I
10.1143/JJAP.45.3144
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this study, n-channel metal-oxide-semiconductor field-effect transistors (nMOSFETs) having 20 and 32 angstrom gate oxide thicknesses of 0.13 mu m technology were used to investigate DC hot-carrier reliability at elevated temperatures up to 125 degrees C. The research also focused on the degradation of analog properties after hot-carrier injection. On the basis of the results of experiments, the hot-carrier degradation of I-d.op (drain current defined on the basis of analog applications) is found to be the worst case among those of three types of drain current from room temperature to 125 degrees C. This result should provide valuable insight to analog circuit designers. As to the reverse temperature effect, the substrate current (I-b) commonly accepted as the parameter for,monitoring the drain-avalanche-hot-carrier (DAHC) effect should be modified since the drain current (I-d) degradation and I-b variations versus temperature have different trends. For the devices having a gate oxide thinner than 20 angstrom, we suggest that the worst condition in considering hot-carrier reliability should be placed at elevated temperatures.
引用
收藏
页码:3144 / 3146
页数:3
相关论文
共 10 条
[1]  
[Anonymous], 1998, S VLSI TECHN DIG
[2]   Substrate current, gate current and lifetime prediction of deep-submicron nMOS devices [J].
Cui, Z ;
Liou, JJ ;
Yue, Y ;
Wong, H .
SOLID-STATE ELECTRONICS, 2005, 49 (03) :505-511
[3]   TEMPERATURE-DEPENDENCE OF HOT-ELECTRON-INDUCED DEGRADATION IN MOSFETS [J].
HSU, FC ;
CHIU, KY .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (05) :148-150
[4]  
HU CM, 1985, IEEE J SOLID-ST CIRC, V20, P295
[5]   ANOMALOUS HOT-CARRIER DEGRADATION OF NMOSFETS AT ELEVATED-TEMPERATURES [J].
HWANG, H ;
GOO, JS ;
KWON, H ;
SHIN, H .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (04) :148-150
[6]  
HWANG H, 1995, IEEE IRPS, P48
[7]   A drain avalanche hot carrier lifetime model for n- and p-channel MOSFETs [J].
Koike, N ;
Tatsuuma, K .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) :457-466
[8]   A new substrate current model for submicron MOSFET's [J].
Kolhatkar, JS ;
Dutta, AK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (04) :861-863
[9]   Comparison of NMOS and PMOS hot carrier effects from 300 to 77 K [J].
Song, M ;
MacWilliams, KP ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :268-276
[10]  
WANG W, 1999, IEEE INT INT REL WOR, P66