High-Mobility Ge p- and n-MOSFETs With 0.7-nm EOT Using HfO2/Al2O3/GeOx/Ge Gate Stacks Fabricated by Plasma Postoxidation

被引:191
作者
Zhang, Rui [1 ]
Huang, Po-Chin [1 ]
Lin, Ju-Chin [1 ]
Taoka, Noriyuki [1 ]
Takenaka, Mitsuru [1 ]
Takagi, Shinichi [1 ]
机构
[1] Univ Tokyo, Sch Engn, Tokyo 1138656, Japan
关键词
Equivalent oxide thickness (EOT); germanium; metal-oxide-semiconductor (MOS) field-effect transistor; (MOSFET); mobility; GERMANIUM; PASSIVATION; GEO2/GE; CMOS;
D O I
10.1109/TED.2013.2238942
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An ultrathin equivalent oxide thickness (EOT) HfO2/Al2O3/Ge gate stack has been fabricated by combining the plasma postoxidation method with a 0.2-nm-thick Al2O3 layer between HfO2 and Ge for suppressing HfO2-GeOx intermixing, resulting in a low-interface-state-density (D-it) GeOx/Ge metal-oxide-semiconductor (MOS) interface. The EOT of these gate stacks has been scaled down to 0.7-0.8 nm with maintaining the D-it in 10(11) cm(-2) . eV(-1) level. The p- and n-channel MOS field-effect transistors (MOSFETs) (p- and n-MOSFETs) using this gate stack have been fabricated on (100) Ge substrates and exhibit high hole and electron mobilities. It is found that the Ge p- and n-MOSFETs exhibit peak holemobilities of 596 and 546 cm(2)/V.s and peak electron mobilities of 754 and 689 cm(2)/V.s at EOTs of 0.82 and 0.76 nm, respectively, which are the record-high reports so far for Ge MOSFETs in subnanometer EOT range because of the sufficiently passivated GeMOS interfaces in present HfO2/Al2O3/GeOx/Ge gate stacks.
引用
收藏
页码:927 / 934
页数:8
相关论文
共 38 条
[1]   Electronic structure of GeO2-passivated interfaces of (100)Ge with Al2O3 and HfO2 [J].
Afanas'ev, V. V. ;
Stesmans, A. ;
Delabie, A. ;
Bellenger, F. ;
Houssa, M. ;
Meuris, M. .
APPLIED PHYSICS LETTERS, 2008, 92 (02)
[2]  
[Anonymous], APPL PHYS LETT
[3]  
[Anonymous], IEDM
[4]  
[Anonymous], APPL PHYS LETT
[5]  
Bai W. P., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P121, DOI 10.1109/VLSIT.2003.1221115
[6]   Passivation of Ge(100)/GeO2/high-κ gate stacks using thermal oxide treatments [J].
Bellenger, F. ;
Houssa, M. ;
Delabie, A. ;
Afanas'ev, V. V. ;
Conard, T. ;
Caymax, M. ;
Meuris, M. ;
De Meyer, K. ;
Heyns, M. M. .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (02) :G33-G38
[7]   RAPID INTERFACE PARAMETERIZATION USING A SINGLE MOS CONDUCTANCE CURVE [J].
BREWS, JR .
SOLID-STATE ELECTRONICS, 1983, 26 (08) :711-716
[8]  
Chui CO, 2002, IEEE ELECTR DEVICE L, V23, P473, DOI [10.1009/LED.2002.801319, 10.1109/LED.2002.801319]
[9]   Scalability and electrical properties of germanium oxynitride MOS dielectrics [J].
Chui, CO ;
Ito, F ;
Saraswat, KC .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) :613-615
[10]   Characteristics of dielectric layers grown on Ge by low temperature vacuum ultraviolet-assisted oxidation [J].
Craciun, V ;
Boyd, IW ;
Hutton, B ;
Williams, D .
APPLIED PHYSICS LETTERS, 1999, 75 (09) :1261-1263