Hot-carrier phenomena in high temperature processed undoped-hydrogenated n-channel polysilicon thin film transistors (TFTs)

被引:18
作者
Farmakis, FV
Dimitriadis, CA
Brini, J
Kamarinos, G
Gueorguiev, VK
Ivanov, TE
机构
[1] ENSERG, LPCS, F-38016 Grenoble 1, France
[2] Bulgarian Acad Sci, Inst Solid State Phys, BU-1784 Sofia, Bulgaria
关键词
D O I
10.1016/S0038-1101(99)00065-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A study on hot-carrier phenomena in high temperature processed undoped and hydrogenated n-channel polysilicon thin film transistors (TFTs) is presented. First, stress conditions are determined by photon emission measurements during impact ionization condition. Next four stress regimes are performed. We distinguish two modes of stress conditions according to drain voltage during stressing: High drain voltage stress (HDVS) and low drain voltage stress (LDVS). Each of these modes gives different results when applied to our TFTs. During HDVS condition, two regimes are observed. First, hot-hole injection into the oxide occurs synchronically with interface-state generation. At a second stage, this mechanism saturates and electron injection through the polySi-SiO2 barrier takes place with less interface states generated. In contrast, during LDVS conditions no saturation of interface-state generation is observed and two regimes of transconductance degradation appear. The distribution in the gap of the stress-induced interface states is calculated by a known method. Finally, on- and off-state current stress was studied. Off-stressing affects mainly the gate oxide and is not accompanied by measurable impact ionization phenomena and thus no considerable interface-state generation. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1259 / 1266
页数:8
相关论文
共 23 条
[21]   EMISSION MECHANISM AND BIAS-DEPENDENT EMISSION EFFICIENCY OF PHOTONS INDUCED BY DRAIN AVALANCHE IN SI MOSFETS [J].
TSUCHIYA, T ;
NAKAJIMA, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :405-412
[22]  
WU IW, 1990, IEEE T ELECT DEV LET, V4, P167
[23]   STATE CREATION AND HOLE TRAPPING IN POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS AT HIGH DRAIN BIAS [J].
YOUNG, ND ;
GILL, A .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1990, 5 (07) :728-732