Analysis of back-gate voltage dependence of threshold voltage of thin silicon-on-insulator metal-oxide-semiconductor field-effect transistor and its application to Si single-electron transistor

被引:16
作者
Horiguchi, S [1 ]
Fujiwara, A [1 ]
Inokawa, H [1 ]
Takahashi, Y [1 ]
机构
[1] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2004年 / 43卷 / 4B期
关键词
silicon; silicon-on-insulator (SOI); metal-oxide-semiconductor field-effect transistor (MOSFET); single-electron transistor (SET); threshold voltage; back-gate voltage;
D O I
10.1143/JJAP.43.2036
中图分类号
O59 [应用物理学];
学科分类号
摘要
The back-gate voltage (V-BG) dependence of threshold voltage (V-th) is analyzed for n- and p-channel thin silicon-on-insulator (SOI) metal -oxide-semiconductor field-effect transistors (MOSFETs) using a self-consistent solution of the coupled Poisson and Schrodinger equations with a variational method. It is found that the slope (dV(th)/dV(BG)) is modulated not only by the gate-oxide and buried-oxide thickness but also by the distribution of the wave functions of carriers in the SOI layer and that the slope can be well described by an approximate equation derived assuming that a delta-function-like charge sheet exists at the average position of carriers in the SOI layer. From these findings, SOI-layer thickness and gate-oxide thickness or average position of carriers are shown to be determined precisely. Moreover, from the back-gate voltage dependence of peak voltage (defined as the gate voltage giving a drain current peak) of a single-electron transistor (SET), the average position of electrons in a Si island is shown to change, particularly in the few-electron regime, probably due to electron-electron interaction.
引用
收藏
页码:2036 / 2040
页数:5
相关论文
共 11 条
[1]  
BASTARD G, 1991, SOLID STAT PHYS, V44, P308
[2]  
CHRISTOLOVEANU S, 1995, ELECT CHARACTERIZATI, P240
[3]  
COLINGE JP, 1997, SILICON INSULATOR TE, P129
[4]   Ultimately thin double-gate SOI MOSFETs [J].
Ernst, T ;
Cristoloveanu, S ;
Ghibaudo, G ;
Ouisse, T ;
Horiguchi, S ;
Ono, Y ;
Takahashi, Y ;
Murase, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) :830-838
[5]   Threshold voltage of Si single-electron transistor [J].
Fujiwara, A ;
Horiguchi, S ;
Nagase, M ;
Takahashi, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B) :2429-2433
[6]   Mechanism of potential profile formation in silicon single-electron transistors fabricated using pattern-dependent oxidation [J].
Horiguchi, S ;
Nagase, M ;
Shiraishi, K ;
Kageshima, H ;
Takahashi, Y ;
Murase, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2001, 40 (1AB) :L29-L32
[7]  
Majima H., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P379, DOI 10.1109/IEDM.1999.824174
[8]   QUANTUM-MECHANICAL EFFECTS ON THE THRESHOLD VOLTAGE OF ULTRATHIN-SOI NMOSFETS [J].
OMURA, Y ;
HORIGUCHI, S ;
TABE, M ;
KISHI, K .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (12) :569-571
[9]  
TAKAHASHI Y, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P938, DOI 10.1109/IEDM.1994.383257
[10]   FABRICATION TECHNIQUE FOR SI SINGLE-ELECTRON TRANSISTOR OPERATING AT ROOM-TEMPERATURE [J].
TAKAHASHI, Y ;
NAGASE, M ;
NAMATSU, H ;
KURIHARA, K ;
IWDATE, K ;
NAKAJIMA, K ;
HORIGUCHI, S ;
MURASE, K ;
TABE, M .
ELECTRONICS LETTERS, 1995, 31 (02) :136-137