共 11 条
[1]
[Anonymous], 1997, Proc. 1997 Int. Semiconductor Device Research Symp., Charlottesville
[2]
Hisamoto D., 1989, INT TECH DIG EL DEV, pp 833, DOI [10.1109/IEDM.1989.74182, DOI 10.1109/IEDM.1989.74182]
[3]
HU C, 1993, P IEEE, P682
[4]
Gate oxide scaling limits and projection
[J].
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996,
1996,
:319-322
[5]
Fabrication of metal-oxide-semiconductor devices with extreme ultraviolet lithography
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
1996, 14 (06)
:4188-4192
[6]
RABAEY JM, 1996, LOW POWER DESIGN MET, pCH1
[7]
SASAGO M, 1998, S VLSI TECHN, P6
[8]
SCHUEGRAF K, 1992, S VLSI TECHN, P19
[9]
Sunouchi K., 1990, INT EL DEV M, P23
[10]
TAKEUCHI K, 1998, S VLSI TECHN, P72