Development of sub-quarter-mu m MONOS (metal oxide nitride oxide semiconductor) type memory transistor

被引:4
作者
Bohm, T
Nakamura, A
Aozasa, H
Yamagishi, M
Komatsu, Y
机构
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1996年 / 35卷 / 2B期
关键词
MONOS; nonvolatile memory; ONO; RTN; sub-quarter-mu m;
D O I
10.1143/JJAP.35.898
中图分类号
O59 [应用物理学];
学科分类号
摘要
A MONOS (metal/oxide/nitride/oxide/semiconductor) type nonvolatile memory transistor with a gate length of 0.23 mu m has been developed. This memory transistor offers high endurance, low programming voltage and a narrow distribution of programmed threshold voltages. By introducing a rapid thermal nitridation (RTN) step into the fabrication prosecc of the ONO (oxide/nitride/oxide) layer, an enhancement in erase speed of one order of magnitude is achieved. The RTN also improves the oxidation resistance of the nitride layer, so that scaling down the thickness of the ONO film in order to reduce the programming voltage is feasible.
引用
收藏
页码:898 / 901
页数:4
相关论文
共 9 条
[1]  
AJIKA N, 1991, S VLSI, P63
[2]  
BOHM T, 1994, 41 SPRING M JAP SOC, P663
[3]  
KOBAYASHI K, 1991, 38 SPRING M JAP SOC, P657
[4]  
MINAMI S, 1985, IECE NATL CONV SEM M, P218
[5]  
NAKAMURA A, 1995, 42 SPRING M JAP SOC, P827
[6]  
SUZUKI E, 1983, JPN J APPL PHYS S, V22, P581
[7]  
YAMAGISHI M, 1994, P 47 S SEM INT CIRC, P114
[8]   SCALING DOWN MNOS NON-VOLATILE MEMORY DEVICES [J].
YATSUDA, Y ;
HAGIWARA, T ;
MINAMI, SI ;
KONDO, R ;
UCHIDA, K ;
UCHIUMI, K .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1982, 21 (01) :85-90
[9]   EFFECTS OF DEPOSITION TEMPERATURE ON THE OXIDATION RESISTANCE AND ELECTRICAL CHARACTERISTICS OF SILICON-NITRIDE [J].
YOSHIMARU, M ;
INOUE, N ;
TAMURA, H ;
INO, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (10) :1747-1752