Handling borders in systolic architectures for the 1-D discrete wavelet transform for perfect reconstruction

被引:22
作者
Ferretti, M [1 ]
Rizzo, D [1 ]
机构
[1] Univ Pavia, DIS, I-27100 Pavia, Italy
关键词
high-level synthesis; image coding; systolic arrays; very-large-scale integration; wavelet transforms;
D O I
10.1109/78.839983
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a modified systolic architecture that implements the 1-D discrete wavelet transform (DWT) on the basis of the recursive pyramid algorithm (RPA) while correctly managing the border problem and obtaining perfect reconstruction. All the architectures so far described in the literature do not explicitly address the handling of borders and usually assume a zero-padding extension, The RPA makes heavy use of this assumption, which produces very efficient systolic architectures. It is, however, well known that the zero-padding extension does not allow perfect recovery of the original signal, if we compute exactly N coefficients. More coefficients are required either in the forward or in the inverse transform, and their production within the RPA scheme lowers the efficiency of the systolic architecture to a minimum. We introduce a modified RPA working on an extended transform with a compressed schedule that restores good values of efficiency (EC-RPA). We also propose a second version of RPA base? on a periodic extension of the signal and of the transform (PE-RPA) that achieves perfect reconstruction by computing exactly N DWT coefficients, A reduced version of the second algorithm (R-PE-RPA) is tailored to the efficient computations of a fixed number of levels in the transform. The VLSI complexity of the management of borders is analyzed through synthesis from a VHDL, description of the three algorithms, synthesis results show that the controller required for PE-RPA can be as large as a ten-tap array. R-PE-RPA instead requires half this area. In both cases, the controller complexity scales sublinearly with the length of the input.
引用
收藏
页码:1365 / 1378
页数:14
相关论文
共 23 条
[21]  
TEICH J, 1991, J VLSI SIGN, V3, P77, DOI 10.1007/BF00927836
[22]   THE RECURSIVE PYRAMID ALGORITHM FOR THE DISCRETE WAVELET TRANSFORM [J].
VISHWANATH, M .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (03) :673-676
[23]   VLSI ARCHITECTURES FOR THE DISCRETE WAVELET TRANSFORM [J].
VISHWANATH, M ;
OWENS, RM ;
IRWIN, MJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05) :305-316