Programmable single-electron transistor logic for future low-power intelligent LSI: Proposal and room-temperature operation

被引:81
作者
Uchida, K [1 ]
Koga, J [1 ]
Ohba, R [1 ]
Toriumi, A [1 ]
机构
[1] Toshiba Co Ltd, Corp R&D Ctr, Adv LSI Technol Lab, Isogo Ku, Yokohama, Kanagawa 2358522, Japan
关键词
Coulomb blockade; memories; programmable logic devices; quantum dots (QDs); quantum effect semiconductor devices; silicon on insulator technology; single-electron phenomena;
D O I
10.1109/TED.2003.813909
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes, for the first time, the concept of programmable logic circuit realized with single-electron transistors (SETs). An SET having nonvolatile memory function is a key element for the programmable SET logic. The writing and erasing operations of the nonvolatile memory function make it possible to tune the phase of Coulomb oscillations. The half-period phase shift induced by the memory function makes the function of SETs complementary to that of the conventional SETs. As a result, SETs having nonvolatile memory function have the functionality of both the conventional (nMOS-like) SETs and the complementary (pMOS-like) SETs. By utilizing this fact, the function of SET circuits can be programmed with great. flexibility, on the basis of the information stored by the memory functions. We have successfully fabricated SETs that operate at room temperature and observed the highest room-temperature peak-to-valley current ratio of Coulomb oscillations. The operation of the programmable SET logic is demonstrated using the room-temperature operating SETs. This is the first demonstration of room-temperature SET logic operation. The proposed programmable SET logic provides the potential for low-power, intelligent LSI chips suitable for mobile applications.
引用
收藏
页码:1623 / 1630
页数:8
相关论文
共 24 条
[1]   A memory cell with single-electron and metal-oxide-semiconductor transistor integration [J].
Durrani, ZAK ;
Irvine, AC ;
Ahmed, H ;
Nakazato, K .
APPLIED PHYSICS LETTERS, 1999, 74 (09) :1293-1295
[2]   Suppression of effects of parasitic metal-oxide-semiconductor field-effect transistors on Si single-electron transistors [J].
Fujiwara, A ;
Takahashi, Y ;
Namatsu, H ;
Kurihara, K ;
Murase, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (6A) :3257-3263
[3]  
GEIGER RL, 1990, VSLI DESIGN TECHNIQU
[4]  
Grabert H., 1992, Single Charge Tunneling
[5]  
Inokawa H., 2001, IEDM, P147
[6]   Influence of quantum confinement effects on single electron and single hole transistors [J].
Ishikuro, H ;
Hiramoto, T .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :119-122
[7]   Coulomb blockade oscillations at room temperature in a Si quantum wire metal-oxide-semiconductor field-effect transistor fabricated by anisotropic etching on a silicon-on-insulator substrate [J].
Ishikuro, H ;
Fujii, T ;
Saraya, T ;
Hashiguchi, G ;
Hiramoto, T ;
Ikoma, T .
APPLIED PHYSICS LETTERS, 1996, 68 (25) :3585-3587
[8]   VARIABLE-RANGE HOPPING IN FINITE ONE-DIMENSIONAL WIRES [J].
LEE, PA .
PHYSICAL REVIEW LETTERS, 1984, 53 (21) :2042-2045
[9]  
Meakin P., 1998, FRACTALS SCALING GRO
[10]  
Ohata A, 1996, IEICE T ELECTRON, VE79C, P1586