Effects of the sputtering deposition process of metal gate electrode on the gate dielectric characteristics

被引:7
作者
Yamada, T [1 ]
Moriwaki, M [1 ]
Harada, Y [1 ]
Fujii, S [1 ]
Eriguchi, K [1 ]
机构
[1] Matsushita Elect Corp, Semicond Co, ULSI Proc Technol, Minami Ku, Kyoto 6018413, Japan
关键词
D O I
10.1016/S0026-2714(00)00262-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Effects of the N-2-introduced reactive sputtering deposition of metal gate electrodes on the gate leakage current and the dielectric reliability of the W/WNx and W/TiN metal gate MOS capacitors are investigated. The gate dielectric characteristics of W gate MOS capacitor are degraded during the sputtering deposition of the gate electrode. However, the sputtering process-induced degradation of the dielectric characteristics is improved by increasing N-2 how ratio during the deposition of WNx gate electrode. This improvement is considered to be due to the termination of the dangling bonds in the surface-damaged layer in the gate dielectric by the surface nitridation. The nitridation of similar to1.5 at.% is found to effectively improve both gate leakage characteristics and dielectric reliability of the W/WNx gate MOS capacitor to a level comparable to those of the poly-Si gate. The characteristics of W/WNx gate MOS transistors are also improved by the surface nitridation through the decrease of the gate leakage current. However, the surface nitridation enhances the electron trapping probability under substrate injection, which results in the lower activation energy of CVS-Q(bd) of metal gate MOS capacitors. (C) 2001 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:697 / 704
页数:8
相关论文
共 12 条
[1]   CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator [J].
Chatterjee, A ;
Chapman, RA ;
Joyner, K ;
Otobe, M ;
Hattangady, S ;
Bevan, M ;
Brown, GA ;
Yang, H ;
He, Q ;
Rogers, D ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Terry, M ;
Brennan, K ;
Aur, SW ;
Hu, JC ;
Tsai, HL ;
Jones, P ;
Wilk, G ;
Aoki, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :777-780
[2]  
DiMaria DJ, 1996, APPL PHYS LETT, V68, P3004, DOI 10.1063/1.116678
[3]   Gate oxide scaling limits and projection [J].
Hu, CM .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :319-322
[4]   Feasibility of using W/TiN as metal gate for conventional 0.13μm CMOS technology and beyond [J].
Hu, JC ;
Yang, H ;
Kraft, R ;
Rotondaro, ALP ;
Hattangady, S ;
Lee, WW ;
Chapman, RA ;
Chao, CP ;
Chatterjee, A ;
Hanratty, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :825-828
[5]  
INO K, 1998, VLSI TECH, P186
[6]  
Lee DH, 1996, 1996 SYMPOSIUM ON VLSI TECHNOLOGY, P208, DOI 10.1109/VLSIT.1996.507852
[7]   PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology [J].
Maiti, B ;
Tobin, PJ ;
Hobbs, C ;
Hegde, RI ;
Huang, F ;
O'Meara, DL ;
Jovanovic, D ;
Mendicino, M ;
Chen, J ;
Connelly, D ;
Adetutu, O ;
Mogab, J ;
Candelaria, J ;
La, LB .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :781-784
[8]   Improved metal gate process by simultaneous gate-oxide nitridation during W/WNx gate formation [J].
Moriwaki, M ;
Yamada, T ;
Harada, Y ;
Fujii, S ;
Yamanaka, M ;
Shibata, J ;
Mori, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (4B) :2177-2180
[9]  
Nakajima K., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P95, DOI 10.1109/VLSIT.1999.799357
[10]   Constant Current Charge-to-breakdown: still a valid tool to study the reliability of MOS structures? [J].
Nigam, T ;
Degraeve, R ;
Groeseneken, G ;
Heyns, MM ;
Maes, HE .
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, :62-69