Sub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed

被引:133
作者
Hu, Yongjie [1 ]
Xiang, Jie [1 ]
Liang, Gengchiau [2 ]
Yan, Hao [1 ]
Lieber, Charles M. [1 ,3 ]
机构
[1] Harvard Univ, Dept Chem & Chem Biol, Cambridge, MA 02138 USA
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117548, Singapore
[3] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
D O I
10.1021/nl073407b
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Ge/Si core/shell nanowires (NWs) are attractive and flexible building blocks for nanoelectronics ranging from field-effect transistors (FETs) to low-temperature quantum devices. Here we report the first studies of the size-dependent performance limits of Ge/Si NWFETs in the sub-100 nm channel length regime. Metallic nanoscale electrical contacts were made and used to define sub-100 nm Ge/Si channels by controlled solid-state conversion of Ge/Si NWs to NiSixGey alloys. Electrical transport measurements and modeling studies demonstrate that the nanoscale metallic contacts overcome deleterious short-channel effects present in lithographically defined sub-100 nm channels. Data acquired on 70 and 40 nm channel length Ge/Si NWFETs with a drain-source bias of 0.5 V yield transconductance values of 78 and 9116, respectively, and maximum on-currents of 121 and 152 mu A. The scaled transconductance and on-current values for a gate and bias voltage window of 0.5 V were 6.2 mS/mu m and 2.1 mA/mu m, respectively, for the 40 nm device and exceed the best reported values for planar Si and NW p-type FETs. In addition, analysis of the intrinsic switching delay shows that terahertz intrinsic operation speed is possible when channel length is reduced to 70 nm and that an intrinsic delay of 0.5 ps is achievable in our 40 nm device. Comparison of the experimental data with simulations based on a semiclassical, ballistic transport model suggests that these sub-100 nm Ge/Si NWFETs with integrated high-K gate dielectric operate near the limit.
引用
收藏
页码:925 / 930
页数:6
相关论文
共 59 条
[1]  
[Anonymous], 2005, NANOSCALE TRANSISTOR
[2]  
[Anonymous], 2005, INT TECHNOLOGY ROADM
[3]  
APPENZELLER J, 2006, IEDM, P1, DOI DOI 10.1109/IEDM.2006.346842)
[4]   Nanotube electronics and optoelectronics [J].
Avouris, Phaedon ;
Chen, Jia .
MATERIALS TODAY, 2006, 9 (10) :46-54
[5]   The digital evolution [J].
Barrett, Craig R. .
MRS BULLETIN, 2006, 31 (11) :906-913
[6]   Valence band effective-mass expressions in the sp3d5s* empirical tight-binding model applied to a Si and Ge parametrization -: art. no. 115201 [J].
Boykin, TB ;
Klimeck, G ;
Oyafuso, F .
PHYSICAL REVIEW B, 2004, 69 (11)
[7]   Benchmarking nanotechnology for high-performance and low-power logic transistor applications [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Jin, J ;
Kavalieros, J ;
Majumdar, A ;
Metz, M ;
Radosavljevic, M .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :153-158
[8]   Nanowire nanosensors for highly sensitive and selective detection of biological and chemical species [J].
Cui, Y ;
Wei, QQ ;
Park, HK ;
Lieber, CM .
SCIENCE, 2001, 293 (5533) :1289-1292
[9]   High performance silicon nanowire field effect transistors [J].
Cui, Y ;
Zhong, ZH ;
Wang, DL ;
Wang, WU ;
Lieber, CM .
NANO LETTERS, 2003, 3 (02) :149-152
[10]   Electrical transport properties and field effect transistors of carbon nanotubes [J].
Dai, Hongjie ;
Javey, Ali ;
Pop, Eric ;
Mann, David ;
Kim, Woong ;
Lu, Yuerui .
NANO, 2006, 1 (01) :1-13