Development of a real-time multi-objective scheduler for a semiconductor fabrication system

被引:27
作者
Min, HS [1 ]
Yih, Y [1 ]
机构
[1] Purdue Univ, Sch Ind Engn, W Lafayette, IN 47097 USA
基金
美国国家科学基金会;
关键词
D O I
10.1080/0020754031000077275
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Semiconductor wafer fabrication involves possibly one of the most complex manufacturing processes ever used. This causes a number of decision problems. A successful system control strategy would assign appropriate decision rules for decision variables. Therefore, the goal of this study is to develop a scheduler for the selection of decision rules for decision variables in order to obtain the desired performance measures given by a user at the end of a certain production interval. In this proposed methodology, a system control strategy based on a simulation technique and a competitive neural network is suggested. A simulation experiment was conducted to collect the data containing the relationship between the change of decision rule set and current system status and the performance measures in the dynamic nature of semiconductor manufacturing fabrication. Then, a competitive neural network was applied to obtain the scheduling knowledge from the collected data. The results of the study indicate that applying this methodology to obtaining a control strategy is an effective method considering the complexity of semiconductor wafer fabrication systems.
引用
收藏
页码:2345 / 2364
页数:20
相关论文
共 12 条
[1]   SIMULATION TOOL FOR DESIGN AND MANAGEMENT OPTIMIZATION OF AUTOMATED INTERBAY MATERIAL HANDLING AND STORAGE-SYSTEMS FOR LARGE WAFER-FAB [J].
CARDARELLI, G ;
PELAGAGGE, PM .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (01) :44-49
[2]  
DEMUTH DR, 1998, NEURAL NETWORK TOOLB
[3]   PLANNING AND SCHEDULING IN JAPANESE SEMICONDUCTOR MANUFACTURING [J].
DUENYAS, I ;
FOWLER, JW ;
SCHRUBEN, LW .
JOURNAL OF MANUFACTURING SYSTEMS, 1994, 13 (05) :323-332
[4]   A PLANNER AND SCHEDULER FOR SEMICONDUCTOR MANUFACTURING [J].
FARGHER, HE ;
KILGORE, MA ;
KLINE, PJ ;
SMITH, RA .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (02) :117-126
[5]   PRACTICAL ISSUES IN SCHEDULING AND DISPATCHING IN SEMICONDUCTOR WAFER FABRICATION [J].
JOHRI, PK .
JOURNAL OF MANUFACTURING SYSTEMS, 1993, 12 (06) :474-485
[6]   SCHEDULING SEMICONDUCTOR MANUFACTURING PLANTS [J].
KUMAR, PR .
IEEE CONTROL SYSTEMS MAGAZINE, 1994, 14 (06) :33-40
[7]   Minimum inventory variability schedule with applications in semiconductor fabrication [J].
Li, S ;
Tang, T ;
Collins, DW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (01) :145-149
[8]   A competitive neural network approach to multi-objective FMS scheduling [J].
Min, HS ;
Yih, Y ;
Kim, CO .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1998, 36 (07) :1749-1765
[9]   Integrated facility layout and material handling system design in semiconductor fabrication facilities [J].
Peters, BA ;
Yang, T .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1997, 10 (03) :360-369
[10]   A FRAMEWORK FOR PART TYPE SELECTION AND SCHEDULING IN FMS ENVIRONMENTS [J].
TANG, LL ;
YIH, YW ;
LIU, CY .
INTERNATIONAL JOURNAL OF COMPUTER INTEGRATED MANUFACTURING, 1995, 8 (02) :102-115