Charge-recycling voltage domains for energy-efficient low-voltage operation of digital CMOS circuits

被引:5
作者
Rajapandian, S [1 ]
Xu, Z [1 ]
Shepard, KL [1 ]
机构
[1] Columbia Univ, Dept Elect Engn, Columbia Integrated Syst Lab, New York, NY 10027 USA
来源
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ICCD.2003.1240879
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes an energy-efficient means to achieve on-chip dc-dc conversion for dynamic energy-performance trade-offs in digital circuits. The approach uses balanced voltage islands running at fractions of the supply voltage. Charge "discarded" by one domain is "recycled" to supply energy for another. When the domains are ideally balanced, all the energy dissipated by electrons in "dropping" to lower potentials is used for active computation. We describe the design of an active on-chip voltage regulation scheme to provide controlled dc-dc conversion with this technique.
引用
收藏
页码:98 / 102
页数:5
相关论文
共 10 条
[1]  
Burd T, 2000, INT S LOW POW EL DES
[2]   Dual-threshold voltage techniques for low-power digital circuits [J].
Kao, JT ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :1009-1018
[3]   Managing power and performance for System-on-Chip designs using voltage islands [J].
Lackey, DE ;
Zuchowski, PS ;
Bednar, TR ;
Stout, DW ;
Gould, SW ;
Cohn, JM .
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :195-202
[4]   A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor [J].
Montanaro, J ;
Witek, RT ;
Anne, K ;
Black, AJ ;
Cooper, EM ;
Dobberpuhl, DW ;
Donahue, PM ;
Eno, J ;
Hoeppner, GW ;
Kruckemyer, D ;
Lee, TH ;
Lin, PCM ;
Madden, L ;
Murray, D ;
Pearce, MH ;
Santhanam, S ;
Snyder, KJ ;
Stephany, R ;
Thierauf, SC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1703-1714
[5]  
QU G, 1999, P IEEE INT S CIRC SY
[6]  
SEMERARO G, 2002, P INT S HIGH PERF CO
[7]  
USAMI K, 1995, P WORKSH LOW POW DES
[8]  
WEI GY, 2000, IEEE J SOLID-ST CIRC, P520
[9]   AN ASYMPTOTICALLY ZERO POWER CHARGE-RECYCLING BUS ARCHITECTURE FOR BATTERY-OPERATED ULTRAHIGH DATA RATE ULSIS [J].
YAMAUCHI, H ;
AKAMATSU, H ;
FUJITA, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :423-431
[10]  
YANG BD, 2000, IEEE J SOLID STA APR, V38, P641