Emerging research architectures

被引:12
作者
Cavin, Ralph
Hutchby, James A.
Zhirnov, Victor
Brewer, Joe E. [1 ]
Bourianoff, George [2 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Intel Corp, Santa Clara, CA 95051 USA
关键词
D O I
10.1109/MC.2008.155
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With high-end microprocessor architecture moving to a multicore format, dualcore products have become available commercially, and quad-core chips are entering the marketplace. Indeed, a recently announced 80-core experimental chip heralds a new milestone. Researchers estimate that headroom exists for perhaps an order-of-magnitude improvement, relative to single-core processors, in these performance metrics as more elementary processors are added. The difficult problem is utilizing this many-core capability to gain an algorithmic advantage across the general class of computational problems.
引用
收藏
页码:33 / +
页数:6
相关论文
共 16 条
[1]  
ASANOVICA K, 2006, UCBEECS2006183 U CAL
[2]   A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov [J].
Beiu, V .
15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, :167-177
[3]   Digital implementation of cellular sensor-computers [J].
Foeldesy, Peter ;
Zarandy, Akos ;
Rekeczky, Csaba ;
Roska, Tamas .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2006, 34 (04) :409-428
[4]  
HAMMERSTROM D, 2006, INFORM TECHNOLOGY
[5]   Emerging research memory and logic technologies - A critical review of the technologies based on a new relevance/evaluation criteria [J].
Hutchby, JA ;
Bourianoff, GL ;
Zhirnov, VV ;
Brewer, JE .
IEEE CIRCUITS & DEVICES, 2005, 21 (03) :47-51
[6]   Brain architecture: a design for natural computation [J].
Kaiser, Marcus .
PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 2007, 365 (1861) :3033-3045
[7]   A ferroelectric associative memory technology employing heterogate-FGMOS structure [J].
Kobayashi, D ;
Shibata, T ;
Fujimori, Y ;
Nakamura, T ;
Takasu, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (10) :2188-2197
[8]  
Likharev K K, 2005, CMOL DEVICES CIRCUIT, P447
[9]   Computational and computer complexity of analogic cellular wave computers [J].
Roska, T .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (04) :539-562
[10]   Scalable hybrid computation with spikes [J].
Sarpeshkar, R ;
O'Halloran, M .
NEURAL COMPUTATION, 2002, 14 (09) :2003-2038