A CMOS HDSL2 analog front-end

被引:4
作者
Gattani, A [1 ]
Cline, DW
Hurst, PJ
Mosinskis, PM
机构
[1] Level One Commun, New Jersey Design Ctr, Morganville, NJ 07751 USA
[2] Level One Commun, Sacramento, CA 95827 USA
[3] Univ Calif Davis, Davis, CA 95616 USA
关键词
analog-digital conversion; analog front-end; digital-analog conversion; dynamic element matching; gain boosting amplifier; HDSL2; inverse follow-the-leader filter; MASH architecture; sigma-delta modulation; subscriber loops; switched-capacitor filters; xDSL;
D O I
10.1109/4.890311
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 5-V 0.5-mum CMOS analog front-end (AFE) IC for HDSL2 incorporates transmit digital-to-analog converter (DAC), transmit filters, output buffer, receive AGC, and receive ADC, The AFE consumes 525 mW and provides better than 82-dB signal-to-noise-and distortion ratio (SNDR) in both transmit and receive paths. It supports variable data rates from 64 kb/s up to 2.32 Mb/s, and enables an HDSL2 system to achieve better than 14 kft of noise-free reach ton 26-gauge mire) at 1.544 Mb/s.
引用
收藏
页码:1964 / 1975
页数:12
相关论文
共 41 条
[1]   A 12-b, 10-MHz, 250-mW CMOS A/D converter [J].
Ahn, GC ;
Choi, HC ;
Lim, SI ;
Lee, SH ;
Lee, CD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) :2030-2035
[2]   A 1.95-V, 0.34-mW, 12-b sigma-delta modulator stabilized by local feedback loops [J].
Au, S ;
Leung, BH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :321-328
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]  
*BELLC, 1990, 9003 RFI
[5]   A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR [J].
Brooks, TL ;
Robertson, DH ;
Kelly, DF ;
DelMuro, A ;
Harston, SW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1896-1906
[6]   A FAST-SETTLING CMOS OP AMP FOR SC CIRCUITS WITH 90-DB DC GAIN [J].
BULT, K ;
GEELEN, GJGM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1379-1384
[7]   A CMOS analog front-end circuit for an FDM-based ADSL system [J].
Chang, ZY ;
Macq, D ;
Haspeslagh, D ;
Spruyt, PMP ;
Goffart, BLAG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1449-1456
[8]   A HIGH-RESOLUTION MULTIBIT SIGMA-DELTA MODULATOR WITH INDIVIDUAL-LEVEL AVERAGING [J].
CHEN, F ;
LEUNG, BH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :453-460
[9]   A power optimized 13-b Msamples/s pipelined analog-to-digital converter in 1.2 mu m CMOS [J].
Cline, DW ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :294-303
[10]  
CONROY C, 1999, DIG TECH PAPERS ISSC, P240