Problems of Startup and Phase Jumps in PLL Systems

被引：216

作者：

Ghartemani, Masoud Karimi ^{[1
]}

Khajehoddin, Sayed Ali ^{[2
]}

Jain, Praveen K. ^{[2
]}

Bakhshai, Alireza ^{[2
]}

机构：

[1] Mississippi State Univ, Dept Elect & Comp Engn, Mississippi State, MS 39762 USA

[2] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada

来源：

IEEE TRANSACTIONS ON POWER ELECTRONICS | 2012年 / 27卷 / 04期

关键词：

EPLL; frequency estimation; phase estimation; phase jumps; phase-locked loop; PLL startup; PLL transient response; SOGI-FLL; SRF-PLL; synchronization; LOCKED LOOP SYSTEM; POWER CONVERTERS; IMPLEMENTATION; TRACKING;

D O I：

10.1109/TPEL.2011.2169089

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

080906 [电磁信息功能材料与结构]; 082806 [农业信息与电气工程];

摘要：

An adaptive phase-locked loop (PLL) structure is proposed which offers fast and smooth tracking of phase-angle jumps. Correlatively, it offers soft startup stage and avoids undesired frequency swings caused by phase jumps. The adaptive mechanism adjusts the gain of frequency estimation loop in order to mitigate large transients of frequency during sudden phase angle variations. This reduces the coupling of phase and frequency variables and allows tremendously faster and smoother estimation of both variables. The proposed adaptive mechanism can be applied to different PLL and adaptive notch-filter systems three of which including the enhanced PLL (EPLL), the synchronous reference frame PLL (SRF-PLL), and the second order generalized integrator frequency-locked loop (SOGI-FLL) are studied in this paper.

引用

页码：1830 / 1838

页数：9

共 19 条

[1]

Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory [J].

Barbosa Rolim, Luis Guilherme ;

Da Costa, Diogo Rodrigues, Jr. ;

Aredes, Mauricio .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (06) :1919-1926

[2]

A phase tracking system for three phase utility interface inverters [J].

Chung, SK .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (03) :431-438

[3]

A new single-phase PLL structure based on second order generalized integrator [J].

Ciobotaru, Mihai ;

Teodorescu, Remus ;

Blaabjerg, Frede .

2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, :361-+

[4]

Accurate and Less-Disturbing Active Antiislanding Method Based on PLL for Grid-Connected Converters [J].

Ciobotaru, Mihai ;

Agelidis, Vassilios G. ;

Teodorescu, Remus ;

Blaabjerg, Frede .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (06) :1576-1584

[5]

Frequency tracking of digital resonant filters for control of power converters connected to public distribution systems [J].

Freijedo, F. D. ;

Yepes, A. G. ;

Malvar, J. ;

Lopez, O. ;

Fernandez-Comesana, P. ;

Vidal, A. ;

Doval-Gandoy, J. .

IET POWER ELECTRONICS, 2011, 4 (04) :454-462

[6]

Three-Phase PLLs With Fast Postfault Retracking and Steady-State Rejection of Voltage Unbalance and Harmonics by Means of Lead Compensation [J].

Freijedo, Francisco D. ;

Yepes, Alejandro G. ;

Lopez, Oscar ;

Vidal, Ana ;

Doval-Gandoy, Jesus .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (01) :85-97

[7]

Phase locked loop system for FACTS [J].

Jovcic, D .

IEEE TRANSACTIONS ON POWER SYSTEMS, 2003, 18 (03) :1116-1124

[8]

A distortion-free phase-locked loop system for FACTS and power electronic controllers [J].

Karimi-Ghartemani, M. .

ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1095-1100

[9]

Wide-range, fast and robust estimation of power system frequency [J].

Karimi-Ghartemani, M ;

Iravani, MR .

ELECTRIC POWER SYSTEMS RESEARCH, 2003, 65 (02) :109-117

[10]

Karimi-Ghartemani M., 2002, IEEE POWER ENG REV, V22, P72

← 1 2 →