Anomalous junction leakage current induced by STI dislocations and its impact on dynamic random access memory devices

被引:46
作者
Ha, D [1 ]
Cho, C [1 ]
Shin, D [1 ]
Koh, GH [1 ]
Chung, TY [1 ]
Kim, J [1 ]
机构
[1] Samsung Elect Co, Semicond R&D Ctr, Dept Technol, Kyungki Do 449900, South Korea
关键词
data retention time; dislocations; dynamic random access memory (DRAM; junction leakage current; shallow trench isolation (STI;
D O I
10.1109/16.760401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the density of dynamic random access memory (DRAM) increases up to giga-bit regime, one of the important problems is the control of the process-induced defects and damage. Although the shallow trench isolation (STI) is widely used for deep submicron devices, it has a great possibility of generating STI dislocations due to its inherently large mechanical stress and damage. When STI dislocations are located within the depletion region of pn junction, anomalous junction leakage current could flow. This junction leakage current degrades the memory cell data retention time and the standby current of DRAM, We resolved the problems from STI dislocations as follows; the crystal defects and the mechanical stress were reduced by optimizing the implantation condition and the densification temperature of trench filled high-density plasma (HDP) oxide, respectively. In addition, the residual mechanical stress before source/drain implantation was relieved through rapid thermal nitridation (RTN), By using these methods, STI dislocations were successfully clamped outside the depletion region of pn junction.
引用
收藏
页码:940 / 946
页数:7
相关论文
共 16 条
  • [1] DAMIANO J, 1998, VLSI TECH, P212
  • [2] FAHEY RM, 1992, IBM J RES DEV, P158
  • [3] Fazan P. C., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P57, DOI 10.1109/IEDM.1993.347399
  • [4] IKEDA S, 1997, IEDM TECH DIG, P77
  • [5] Ishimura K., 1997, VLSI, P123
  • [6] ENHANCED ELIMINATION OF IMPLANTATION DAMAGE UPON EXCEEDING THE SOLID SOLUBILITY
    JONES, KS
    PRUSSIN, S
    WEBER, ER
    [J]. JOURNAL OF APPLIED PHYSICS, 1987, 62 (10) : 4114 - 4117
  • [7] DRAM technology perspective for gigabit era
    Kim, K
    Hwang, CG
    Lee, JG
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) : 598 - 608
  • [8] KIM KN, 1998, VLSI, P16
  • [9] Modeling of cumulative thermo-mechanical Stress (CTMS) produced by the shallow trench isolation process for 1Gb DRAM and beyond
    Kim, TK
    Kim, DH
    Park, JK
    Park, TS
    Park, YK
    Lee, HJ
    Lee, KY
    Kong, JT
    Park, JW
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 145 - 148
  • [10] Stress analysis of shallow trench isolation for 256MDRAM and beyond
    Kuroi, T
    Uchida, T
    Horita, K
    Sakai, M
    Itoh, Y
    Inoue, Y
    Nishimura, T
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 141 - 144