共 13 条
[3]
Han JP, 1999, INTEGR FERROELECTR, V27, P1053
[5]
Li TK, 2000, MATER RES SOC SYMP P, V596, P443
[6]
NICOLLIAN EH, 1982, MOS PHYSICS TECHNOLO
[8]
An improvement in C-V characteristics of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory using a silicon nitride buffer layer
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS,
2000, 39 (4B)
:2131-2135
[9]
SZE SM, 1981, PHYSICS SEMICONDUCTO
[10]
WU SY, 1974, IEEE T ELECTRON DEV, VED21, P499