Material and process limits in silicon VLSI technology

被引:119
作者
Plummer, JD [1 ]
Griffin, PB [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
dielectric materials; MOSFETs; semiconductor device doping; semiconductor device fabrication; silicon;
D O I
10.1109/5.915373
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The integrated circuit (IC) industry has followed a steady path of shrinking device geometries for more than 30 years. It is widely believed that this process will continue for at least another ten years. However there are increasingly difficult materials and technology problems to be solved over the next decade if this is to actually occur and, beyond ten years. there is great uncertainly. about the ability to continue scaling metal-oxide-semiconductor field-effect transistor (MOSFET) structures. This paper describes some of the most challenging materials and process issues to be faced in the future and, where possible solutions are known, describes these potential solutions. The paper is written with the underlying assumption that the basic metal-oxide-semiconductor (MOS) transistor will remain the dominant switching: device used in ICs and it further assumes that silicon will remain the dominant substrate material.
引用
收藏
页码:240 / 258
页数:19
相关论文
共 56 条
[41]   Arsenic deactivation enhanced diffusion: A time, temperature, and concentration study [J].
Rousseau, PM ;
Griffin, PB ;
Fang, WT ;
Plummer, JD .
JOURNAL OF APPLIED PHYSICS, 1998, 84 (07) :3593-3601
[42]   Stacked high-ε gate dielectric for gigascale integration of metal-oxide-semiconductor technologies [J].
Roy, PK ;
Kizilyalli, IC .
APPLIED PHYSICS LETTERS, 1998, 72 (22) :2835-2837
[43]  
*SEM IND ASS, 1997, NAT TECHN ROADM SEM
[44]  
Semiconductor Industry Association, 1999, INT TECHN ROADM SEM
[45]   STATISTICS OF THE CHARGE DISTRIBUTION FOR A LOCALIZED FLAW IN A SEMICONDUCTOR [J].
SHOCKLEY, W ;
LAST, JT .
PHYSICAL REVIEW, 1957, 107 (02) :392-396
[46]   ELECTRON-MOBILITY IN INVERSION AND ACCUMULATION LAYERS ON THERMALLY OXIDIZED SILICON SURFACES [J].
SUN, SC ;
PLUMMER, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1497-1508
[47]  
TAKAGI S, 1999, P INT EL DEV M DEC, P461
[48]   25 nm CMOS design considerations [J].
Taur, Y ;
Wann, CH ;
Frank, DJ .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :789-792
[49]  
Thompson S, 1998, VLSI S, P132
[50]  
THOMPSON ST, COMMUNICATION