Negative bias temperature instabilities in HfSiON/TaN-based pMOSFETs

被引:16
作者
Houssa, M [1 ]
Aoulaiche, M [1 ]
Van Elshocht, S [1 ]
De Gendt, S [1 ]
Groeseneken, G [1 ]
Heyns, MM [1 ]
机构
[1] IMEC, B-3001 Heverlee, Belgium
来源
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST | 2004年
关键词
D O I
10.1109/IEDM.2004.1419083
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative bias temperature instabilities (NBTI) in devices with SiOx/HfSiON stacks and TaN gates is reported, -for different SiO2/HfO2 compositions, for stacks with same physical thickness (t(phys)) and same equivalent oxide thickness (EOT). It is shown that V,h shifts increase with time like power laws, DeltaV(th)=At-alpha, like in SiO2 and SiON-based devices. When comparing DeltaV(th) shifts for same tphys, it is found that NBTI increases with increased HfO2 content. On the other hand, comparison of V-th shifts for devices with comparable EOT indicates that an optimal HfO2 content, -around 53%, results in minimal NBTI. These results can be qualitatively explained by the reaction-diffusion model. The power law exponent alpha is shown to decrease with increasing amount of HfO2. This finding has an important impact on the extrapolation of the device lifetime at operating conditions, which is found to be similar for layers with HfO2 compositions in the range 53-100 %.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 14 条
[1]  
Alam MA, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P345
[2]   A comprehensive framework for predictive modeling of negative bias temperature instability [J].
Chakravarthi, S ;
Krishnan, AT ;
Reddy, V ;
Machala, CF ;
Krishnan, S .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :273-282
[3]   Dynamic recovery of negative bias temperature instability in p-type metal-oxide-semiconductor field-effect transistors [J].
Ershov, M ;
Saxena, S ;
Karbasi, H ;
Winters, S ;
Minehane, S ;
Babcock, J ;
Lindley, R ;
Clifton, P ;
Redford, M ;
Shibkov, A .
APPLIED PHYSICS LETTERS, 2003, 83 (08) :1647-1649
[4]  
Houssa A, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P212
[5]  
HOUSSA M, 2003, HIGH GATE DIELECTRIC
[6]  
Huard V, 2003, INT REL PHY, P178
[7]  
Kimizuka N., 1999, VLSI S, P73
[8]  
Krishnan AT, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P349
[9]  
Lucovsky G, 2004, SER MAT SCI ENGN, P325
[10]   GENERALIZED DIFFUSION-REACTION MODEL FOR THE LOW-FIELD CHARGE-BUILDUP INSTABILITY AT THE SI-SIO2 INTERFACE [J].
OGAWA, S ;
SHIONO, N .
PHYSICAL REVIEW B, 1995, 51 (07) :4218-4230