Analysis and Design of a k-Winners-Take-All Model With a Single State Variable and the Heaviside Step Activation Function

被引:77
作者
Wang, Jun [1 ,2 ]
机构
[1] Chinese Univ Hong Kong, Dept Mech & Automat Engn, Shatin, Hong Kong, Peoples R China
[2] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200052, Peoples R China
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 2010年 / 21卷 / 09期
关键词
Global stability; k-winners-take-all; optimization; recurrent neural network; RECURRENT NEURAL-NETWORK; RANK-ORDER; CIRCUIT; COMPUTATION; KWTA; ARCHITECTURES; DYNAMICS;
D O I
10.1109/TNN.2010.2052631
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a k-winners-take-all (kWTA) neural network with a single state variable and a hard-limiting activation function. First, following several kWTA problem formulations, related existing kWTA networks are reviewed. Then, the kWTA model model with a single state variable and a Heaviside step activation function is described and its global stability and finite-time convergence are proven with derived upper and lower bounds. In addition, the initial state estimation and a discrete-time version of the kWTA model are discussed. Furthermore, two selected applications to parallel sorting and rank-order filtering based on the kWTA model are discussed. Finally, simulation results show the effectiveness and performance of the kWTA model.
引用
收藏
页码:1496 / 1506
页数:11
相关论文
共 51 条
[1]  
[Anonymous], 1973, ART COMPUTER PROGRAM
[2]  
[Anonymous], E HDB STAT METH
[3]  
[Anonymous], 2010, NIST HDB MATH FUNCTI
[4]  
Bazaraa M. S., 2006, NONLINEAR PROGRAMMIN
[5]   Another K-winners-take-all analog neural network [J].
Calvert, BD ;
Marinov, CA .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2000, 11 (04) :829-838
[6]   Novel sorting network-based architectures for rank order filters [J].
Chakrabarti, Chaitali ;
Wang, Li-Yu .
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) :502-507
[7]   SORTING NETWORK-BASED ARCHITECTURES FOR MEDIAN FILTERS [J].
CHAKRABARTI, C .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (11) :723-727
[8]   Two-dimensional rank-order filter by using max-min sorting network [J].
Ching, CL ;
Chung, JK .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1998, 8 (08) :941-946
[9]   Rank-order filter design with a sampled-analog multiple-winners-take-all core [J].
Çilingiroglu, U ;
Dake, LE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :978-984
[10]   CIRCUIT IMPLEMENTATION OF A PEAK DETECTOR NEURAL-NETWORK [J].
DEMPSEY, GL ;
MCVEY, ES .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (09) :585-591