Exploring variability and performance in a sub-200-mV processor

被引:106
作者
Hanson, Scott [1 ]
Zhai, Bo [2 ]
Seok, Mingoo [1 ]
Cline, Brian
Zhou, Kevin
Singhal, Meghna [3 ]
Minuth, Michael [1 ]
Olson, Javin [3 ]
Nazhandali, Leyla [1 ]
Austin, Todd [1 ]
Sylvester, Dennis [1 ]
Blaauw, David [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] Adv Micro Devices Inc, Austin, TX 78741 USA
[3] Adv Micro Devices Inc, Boxboro, MA 01719 USA
关键词
low voltage; process variation; sensor network processing; subthreshold;
D O I
10.1109/JSSC.2008.917505
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, we explore the design of a subthreshold processor for use in ultra-low-energy sensor systems. We describe an 8-bit subthreshold processor that has been designed with energy efficiency as the primary constraint. The processor, which is functional below V-dd = 200 mV, consumes only 3.5 pJ/inst at V-dd = 350 mV and, under a reverse body bias, draws only 11 nW at V-dd = 160 mV. Process and temperature variations in subthreshold circuits can cause dramatic fluctuations in performance and energy consumption and can lead to robustness problems. We investigate the use of body biasing to adapt to process and temperature variations. Test-chip measurements show that body biasing is particularly effective in subthreshold circuits and can eliminate performance variations with minimal energy penalties. Reduced performance is also problematic at low voltages, so we investigate global and local techniques for improving performance while maintaining energy efficiency.
引用
收藏
页码:881 / 891
页数:11
相关论文
共 26 条
[1]  
[Anonymous], P 2005 INT C COMP AR
[2]  
[Anonymous], IEEE ISSCC
[3]  
[Anonymous], 2007, P IEEE INT SOL STAT
[4]   High-performance CMOS variability in the 65-nm regime and beyond [J].
Bernstein, K. ;
Frank, D. J. ;
Gattiker, A. E. ;
Haensch, W. ;
Ji, B. L. ;
Nassif, S. R. ;
Nowak, E. J. ;
Pearson, D. J. ;
Rohrer, N. J. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) :433-449
[5]  
BRYANT A, 2001, P DEV RES C, P22
[6]   Characterizing and modeling minimum energy operation for subthreshold circuits [J].
Calhoun, BH ;
Chandrakasan, A .
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, :90-95
[7]  
CALHOUN BH, 2006, IEEE INT SOL STAT CI, P628
[8]   A 5.3GHz 8T-SRAM with operation down to 0.41V in 65nm CMOS [J].
Chang, Leland ;
Nakamura, Yutaka ;
Montoye, Robert K. ;
Sawada, Jim ;
Martin, Andrew K. ;
Kinoshita, Kiyofumi .
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, :252-253
[9]  
Chen JH, 2005, PR IEEE COMP DESIGN, P405
[10]   Ultralow-voltage, minimum-energy CMOS [J].
Hanson, S. ;
Zhai, B. ;
Bernstein, K. ;
Blaauw, D. ;
Bryant, A. ;
Chang, L. ;
Das, K. K. ;
Haensch, W. ;
Nowak, E. J. ;
Sylvester, D. M. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) :469-490