Characterizing and modeling minimum energy operation for subthreshold circuits

被引：97

作者：

Calhoun, BH ^{[1
]}

Chandrakasan, A ^{[1
]}

机构：

[1] MIT, Cambridge, MA 02139 USA

来源：

ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2004年

关键词：

subthreshold circuits; subthreshold model; minimum energy point; energy model;

D O I：

10.1145/1013235.1013265

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Subthreshold operation is emerging as an energy-saving approach to many new applications. This paper examines energy minimization for circuits operating in the subthreshold region. We show the dependence of the optimum V-DD for a given technology on design characteristics and operating conditions. Solving equations for total energy provides an analytical solution for the Optimum V-DD and V-T to minimize energy for a given frequency in subthreshold operation. SPICE simulations of a 200K transistor FIR filter confirm the analytical solution and the dependence of the minimum energy operating point on important parameters.

引用

页码：90 / 95

页数：6

共 15 条

[1]

AMIRTHARAJAH R, 2000, ISSCC

[2]

Bellamy CL, 1998, DEUT ENTOMOL Z, V45, P3

[3] A minimum total power methodology for projecting limits on CMOS GSI [J].

Bhavnagarwala, AJ ;

Austin, BL ;

Bowman, KA ;

Meindl, JD .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) :235-251

[4] Methods for true power minimization [J].

Brodersen, RW ;

Horowitz, MA ;

Markovic, D ;

Nikolic, B ;

Stojanovic, V .

IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :35-42

[5]

Bryant A., 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561), P22, DOI 10.1109/DRC.2001.937856

[6]

BURR J, 1991, 3 NASA S VLSI DES

[7] On the Lambert W function [J].

Corless, RM ;

Gonnet, GH ;

Hare, DEG ;

Jeffrey, DJ ;

Knuth, DE .

ADVANCES IN COMPUTATIONAL MATHEMATICS, 1996, 5 (04) :329-359

[8] Supply and threshold voltage scaling for low power CMOS [J].

Gonzalez, R ;

Gordon, BM ;

Horowitz, MA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) :1210-1216

[9] A 175-mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture [J].

Kao, JT ;

Miyazaki, M ;

Chandrakasan, AP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) :1545-1554

[10]

KIM H, 2001, ISLPED

← 1 2 →