A study of oscillator jitter due to supply and substrate noise

被引:211
作者
Herzel, F [1 ]
Razavi, B [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1999年 / 46卷 / 01期
关键词
jitter; oscillator; phase-locked loops; supply noise;
D O I
10.1109/82.749085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the timing jitter of single-ended and differential CMOS ring oscillators due to supply and substrate noise. We calculate the jitter resulting from supply and substrate noise, show that the concept of frequency modulation can be applied, and derive relationships that express different types of jitter in terms of the sensitivity of the oscillation frequency to the supply or substrate voltage, Using examples based on measured results, we show that thermal jitter is typically negligible compared to supply- and substrate-induced jitter in high-speed digital systems, We also discuss the dependence of the jitter of differential CMOS ring oscillators on transistor gate width, power consumption, and the number of stages.
引用
收藏
页码:56 / 62
页数:7
相关论文
共 12 条
[11]  
Weigandt T., 1994, P IEEE INT S CIRC SY, P27
[12]   A PLL CLOCK GENERATOR WITH 5 TO 110 MHZ OF LOCK RANGE FOR MICROPROCESSORS [J].
YOUNG, IA ;
GREASON, JK ;
WONG, KL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1599-1607