Mobility evaluation in transistors with charge-trapping gate dielectrics

被引：31

作者：

Bersuker, G ^{[1
]}

Zeitzoff, P ^{[1
]}

Sim, JH ^{[1
]}

Lee, BH ^{[1
]}

Choi, R ^{[1
]}

Brown, G ^{[1
]}

Young, CD ^{[1
]}

机构：

[1] SEMATECH, Austin, TX 78741 USA

来源：

APPLIED PHYSICS LETTERS | 2005年 / 87卷 / 04期

关键词：

D O I：

10.1063/1.1995956

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

Fast electron trapping in high-k gate dielectrics is shown to effectively increase the magnitude of the threshold voltage during the dc measurements of the drain current, which leads to underestimation of the intrinsic channel carrier mobility. An approach based on the pulse I-d-V-g technique is proposed to estimate a correction factor to the dc mobility. (c) 2005 American Institute of Physics.

引用

页数：3

共 9 条

[1]

BERSUKER G, 2004, IN PRESS P MRS SPRIN

[2]

BERSUKER G, 2004, MAT TODAY, V26

[3] High-κ/metal-gate stack and its MOSFET characteristics [J].

Chau, R ;

Datta, S ;

Doczy, M ;

Doyle, B ;

Kavalieros, J ;

Metz, M .

IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410

[4]

KERBER A, 2003, VLSI S, P159

[5]

SIM JH, 2004, DRC, V99

[6]

WALLACE RM, 2002, MRS B

[7] Charge trapping and device performance degradation in MOCVD Hafnium-based gate dielectric stack structures [J].

Young, CD ;

Bersuker, G ;

Brown, GA ;

Lysaght, P ;

Zeitzoff, P ;

Murto, RW ;

Huff, HR .

2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :597-598

[8] Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics [J].

Zhu, WJ ;

Han, JP ;

Ma, TP .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (01) :98-105

[9]

2005, IEEE T DEVICE MAT RE

← 1 →