Design and performance evaluation of low-voltage/high-current dc/dc on-board modules

被引：34

作者：

Panov, Y ^{[1
]}

Jovanovic, MM ^{[1
]}

机构：

[1] Delta Prod Corp, Power Elect Lab, Res Triangle Pk, NC 27709 USA

来源：

APEC'99: FOURTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, CONFERENCE PROCEEDINGS, VOLS 1 & 2 | 1999年

关键词：

D O I：

10.1109/APEC.1999.749734

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The topology selection, design and performance evaluation of an on-board de/dc converter, which delivers power from a 48-V input to a 1.2-1.65 V/70 A microprocessor load, are presented. It was shown that the symmetrical half-bridge topology with the current doubler and synchronous rectifiers is a suitable approach for this application. The measured full-load efficiency of a 200-kHz experimental half-bridge converter was higher than 82 % in the entire output and input voltage range.

引用

页码：545 / 552

页数：4

共 8 条

[1]

BALOGH L, 1995, HIGH FREQ POWER CONV, P216

[2]

CHEN W, 1997, IEEE APEC 97, P911

[3]

HUBER L, 1997, IEEE APPL POW EL C P, P605

[4] EVALUATION OF SYNCHRONOUS-RECTIFICATION EFFICIENCY IMPROVEMENT LIMITS IN FORWARD CONVERTERS [J].

JOVANOVIC, MM ;

ZHANG, MT ;

LEE, FC .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1995, 42 (04) :387-395

[5]

NINOMIYA T, 1991, IEEE POW EL SPEC C P, P230

[6]

OMEARA K, 1991, HIGH FREQ POW CONV C, P219

[7]

WONG PL, 1998, VPEC SEM P SEP, P201

[8] Design considerations for low-voltage on-board DC/DC modules for next generations of data processing circuits [J].

Zhang, MT ;

Jovanovic, MM ;

Lee, FC .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 1996, 11 (02) :328-337

← 1 →