Novel corner rounding process for Shallow Trench Isolation utilizing MSTS (Micro-Structure Transformation of Silicon)

被引:40
作者
Matsuda, S [1 ]
Sato, T [1 ]
Yoshimura, H [1 ]
Takegawa, Y [1 ]
Sudo, A [1 ]
Mizushima, I [1 ]
Tsunashima, Y [1 ]
Toyoshima, Y [1 ]
机构
[1] Toshiba Co Ltd, Microelect Engn Lab, Isogo Ku, Yokohama, Kanagawa 2358522, Japan
来源
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年
关键词
D O I
10.1109/IEDM.1998.746298
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new STI (Shallow Trench Isolation) earner rounding technique with MSTS (Micro-Structure Transformation of Silicon) which utilizes Si-migration phenomenon with hydrogen ambient annealing [1] is proposed and applied to 0.15 mu m CMOS technology. Highly controlled corner rounding radius is achieved without high temperature oxidation process. Thus it is free from defect generation and undesirable impurity diffusion in Si substrate. Subthreshold current due to parasitic corner transistors of the STI structure is effectively suppressed and the reverse narrow channel effect is controlled down to 0.2 pm channel width.
引用
收藏
页码:137 / 140
页数:4
相关论文
共 5 条
[1]   A highly manufacturable corner rounding solution for 0.18μm shallow trench isolation [J].
Chang, CP ;
Pai, CS ;
Baumann, FH ;
Liu, CT ;
Rafferty, CS ;
Pinto, MR ;
Lloyd, EJ ;
Bude, M ;
Klemens, FP ;
Miner, JF ;
Cheung, KP ;
Colonell, JI ;
Lai, WYC ;
Vaidya, H ;
Hillenius, SJ ;
Liu, RC ;
Clemens, JT .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :661-664
[2]   A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 mu m CMOS technologies and beyond [J].
Chatterjee, A ;
Rogers, D ;
McKee, J ;
Ali, I ;
Nag, S ;
Chen, IC .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :829-832
[3]  
OGURA T, 1998, VLSI, P210
[4]  
Sato T., 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216), P206, DOI 10.1109/VLSIT.1998.689258
[5]   3-DIMENSIONAL ANALYSIS OF SUBTHRESHOLD SWING AND TRANSCONDUCTANCE FOR FULLY RECESSED OXIDE (TRENCH) ISOLATED 1/4-MU-M-WIDTH MOSFETS [J].
SHIGYO, N ;
FUKUDA, S ;
WADA, T ;
HIEDA, K ;
HAMAMOTO, T ;
WATANABE, H ;
SUNOUCHI, K ;
TANGO, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (07) :945-951