共 5 条
[1]
A highly manufacturable corner rounding solution for 0.18μm shallow trench isolation
[J].
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST,
1997,
:661-664
[2]
A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 mu m CMOS technologies and beyond
[J].
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996,
1996,
:829-832
[3]
OGURA T, 1998, VLSI, P210
[4]
Sato T., 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216), P206, DOI 10.1109/VLSIT.1998.689258