Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip

被引:25
作者
Zarkesh-Ha, P [1 ]
Davis, JA [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Ctr Microelect Res, Atlanta, GA 30332 USA
关键词
global interconnect; heterogeneous Rent's rule; netlist model; placement model; routing model; Slip99 : system level; interconnect; system-on-a-chip;
D O I
10.1109/92.902259
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A system-on-a-chip (SoC) contains several pre-designed heterogeneous megacells that have been designed and routed optimally. In this paper a new stochastic net-length distribution for global interconnects in a nonhomogeneous SoC is derived using novel models for netlist, placement, and routing information. The netlist information is rigorously derived based on heterogeneous Rent's rule, the placement information is modeled by assuming a random placement of terminals for a given net in a bounding area, and the routing information is constructed based on a new model for minimum rectilinear Steiner tree construction (MRST). The combination of the three models gives a priori estimation of global net-length distribution in a heterogeneous SoC. Unlike previous models that empirically relate the average length of the global wires to the chip area, the new distribution provides a complete and accurate distribution of net-length for global interconnects. Through comparison with actual product data, it is shown that the new stochastic model successfully predicts the global net-length distribution of a heterogeneous system.
引用
收藏
页码:649 / 659
页数:11
相关论文
共 24 条
[1]  
[Anonymous], P CAMB PHILO SOC, DOI DOI 10.1017/S0305004100034095
[2]  
BAKOGLU HB, 1990, CIRCUIT INTERCONNECT
[3]  
CHENG CLE, 1994, IEEE IC CAD, P690
[4]   LARGEST MINIMAL RECTILINEAR STEINER TREES FOR A SET OF N POINTS ENCLOSED IN A RECTANGLE WITH GIVEN PERIMETER [J].
CHUNG, FRK ;
HWANG, FK .
NETWORKS, 1979, 9 (01) :19-36
[5]  
CONG J, 1988, P INT C COMP AID DES, P176
[6]   A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation [J].
Davis, JA ;
De, VK ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :580-589
[7]   A stochastic wire-length distribution for gigascale integration (GSI) - Part II: Applications to clock frequency, power dissipation, and chip size estimation [J].
Davis, JA ;
De, VK ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :590-597
[8]  
DOLL K, 1992, IEEE ACM INT C COMP, P594
[9]   WIRE LENGTH DISTRIBUTION FOR PLACEMENTS OF COMPUTER LOGIC [J].
DONATH, WE .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) :152-155
[10]   A NEW CLASS OF ITERATIVE STEINER TREE HEURISTICS WITH GOOD PERFORMANCE [J].
KAHNG, AB ;
ROBINS, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (07) :893-902