A low-temperature metal-doping technique for engineering the gate electrode of replacement metal gate CMOS transistors

被引:11
作者
Pan, J [1 ]
Woo, C [1 ]
Ngo, MV [1 ]
Besser, P [1 ]
Pellerin, J [1 ]
Xiang, Q [1 ]
Lin, MR [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
关键词
carbon; doping; metal; MOSFET; phosphorus; tantalum;
D O I
10.1109/LED.2003.815937
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter describes a low-temperature metal annealing technique that can be a helpful tool for fabricating the gate electrode of replacement metal gate CMOS transistors. The goal of the technique is to form doped metal (TaSiN, TiSiN, TaCN, TaPN, etc.) to change the work function of the metal gate electrode. The low-temperature doping process was performed in an ambient containing the precursors of the dopants, including silane, phosphine, and carbon-rich organic precursors. Experiments have been conducted to incorporate dopants such as P, C, Si into TaN or TiN. The transistor and C-V data show the resultant doped metals are suitable materials for P- and NMOSFETs by providing the right metal work function.
引用
收藏
页码:547 / 549
页数:3
相关论文
共 8 条
[1]   Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process [J].
Chatterjee, A ;
Chapman, RA ;
Dixit, G ;
Kuehne, J ;
Hattangady, S ;
Yang, H ;
Brown, GA ;
Aggarwal, R ;
Erdogan, U ;
He, Q ;
Hanratty, M ;
Rogers, D ;
Murtaza, S ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Hu, JC ;
Terry, M ;
Lee, W ;
Fernando, C ;
Konecni, A ;
Wells, G ;
Frystak, D ;
Bowen, C ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :821-824
[2]   Performance improvement of metal gate CMOS technologies [J].
Matsuda, S ;
Yamakawa, H ;
Azuma, A ;
Toyoshima, Y .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :63-64
[3]  
PAN J, 2003, P INT S VLSI TECHN S
[4]  
PAN J, P MAT RES SOC S, V745, P55
[5]   Metal gate MOSFETs with HfO2 gate dielectric [J].
Samavedam, SB ;
Tseng, HH ;
Tobin, PJ ;
Mogab, J ;
Dakshina-Murthy, S ;
La, LB ;
Smith, J ;
Schaeffer, J ;
Zavala, M ;
Martin, R ;
Nguyen, BY ;
Hebert, L ;
Adetutu, O ;
Dhandapani, V ;
Luo, TY ;
Garcia, R ;
Abramowitz, P ;
Moosa, M ;
Gilmer, DC ;
Hobbs, C ;
Taylor, WJ ;
Grant, JM ;
Hedge, R ;
Bagchi, S ;
Luckowski, E ;
Arunachalam, V ;
Azrak, M .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :24-25
[6]   Low resistivity bcc-Ta/TaNx metal gate MNSFETs having plane gate structure featuring fully low-temperature processing below 450°C [J].
Shimada, H ;
Ohshima, I ;
Nakao, S ;
Nakagawa, M ;
Kanemoto, K ;
Hirayama, M ;
Sugawa, S ;
Ohmi, T .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :67-68
[7]   Improvement of threshold voltage deviation in damascene metal gate transistors [J].
Yagishita, A ;
Saito, T ;
Nakajima, K ;
Inumiya, S ;
Matsuo, K ;
Shibata, T ;
Tsunashima, Y ;
Suguro, K ;
Arikado, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1604-1611
[8]  
Yamada T., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P319, DOI 10.1109/IEDM.1999.824160