共 19 条
[1]
Brown WL., 1957, US Patent, Patent No. 2791759
[4]
CHARACTERIZATION OF METAL FERROELECTRIC INSULATOR SEMICONDUCTOR STRUCTURE WITH CEO2 BUFFER LAYER
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS,
1995, 34 (8A)
:4163-4166
[5]
PROPOSAL OF ADAPTIVE-LEARNING NEURON CIRCUITS WITH FERROELECTRIC ANALOG-MEMORY WEIGHTS
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS,
1993, 32 (1B)
:442-446
[6]
Proposal of a single-transistor-cell-type ferroelectric memory using an SOI structure and experimental study on the interference problem in the write operation
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS,
1997, 36 (3B)
:1655-1658
[8]
Looney DH., 1957, US Patent, Patent No. 2791758
[9]
ROLES OF BUFFER LAYERS IN EPITAXIAL-GROWTH OF SRTIO(3) FILMS ON SILICON SUBSTRATES
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS,
1994, 33 (3A)
:1472-1477
[10]
Morton J. A., 1957, US patent, Patent No. 2791761