Classification of defective analog integrated circuits using artificial neural networks

被引:33
作者
Stopjaková, V
Malosek, P
Micusík, D
Matej, M
Margala, M
机构
[1] Slovak Univ Technol Bratislava, Dept Microelect, Bratislava 81219, Slovakia
[2] ST Microelect Design & Applicat, Prague 18000 8, Czech Republic
[3] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2004年 / 20卷 / 01期
关键词
analog test; supply current monitoring; catastrophic faults; artificial neural networks;
D O I
10.1023/B:JETT.0000009311.63472.d6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new approach for detecting defects in analog integrated circuits using the feedforward neural network trained by the resilient error back-propagation method. A feed-forward neural network has been used for detecting catastrophic faults randomly injected in a simple analog CMOS circuit by classification the differences observed in supply current responses of good and faulty circuit. The experimental classification was performed for time and frequency domain, followed by a comparison of results achieved in both domains. It was shown that neural networks might be very efficient and versatile approach for test of analog circuits since an arbitrary fault class or circuit's parameter can be analyzed. Considered defect types and their successful detection by the neural network; and a possible off-chip hardware implementation of the proposed technique are discussed as well. Moreover, optimized hardware architecture of the selected neural network type was designed using VHDL for FPGA realization.
引用
收藏
页码:25 / 37
页数:13
相关论文
共 19 条
[1]  
ACKEN JM, 1983, P DES AUT C, P717
[2]   DYNAMIC IDD TEST CIRCUIT FOR MIXED-SIGNAL ICS [J].
ARGUELLES, J ;
MARTINEZ, M ;
BRACHO, S .
ELECTRONICS LETTERS, 1994, 30 (06) :485-486
[3]   iDD pulse response testing applied to complex CMOS ICs [J].
Beasley, JS ;
Righter, AW ;
Apodaca, CJ ;
Pour-Mozafari, S ;
Huggett, D .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :32-39
[4]   SUPPLY CURRENT TESTING OF MIXED ANALOG AND DIGITAL ICS [J].
BELL, IM ;
CAMPLIN, DA ;
TAYLOR, GE ;
BANNISTER, BR .
ELECTRONICS LETTERS, 1991, 27 (17) :1581-1583
[5]  
Demuth H., 1998, NEURAL NETWORK TOOLB
[6]  
GERMIDA A, 1999, P INT TEST C, P67
[7]   ANALYSIS OF HIDDEN UNITS IN A LAYERED NETWORK TRAINED TO CLASSIFY SONAR TARGETS [J].
GORMAN, RP ;
SEJNOWSKI, TJ .
NEURAL NETWORKS, 1988, 1 (01) :75-89
[8]   On test and characterization of analog linear time-invariant circuits using neural networks [J].
Guo, Z ;
Zhang, XM ;
Savir, J ;
Shi, YQ .
10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, :338-343
[9]  
HAWKINS CF, 1985, P INT TEST C, P544
[10]  
Haykin S., 1994, Neural networks: a comprehensive foundation