Electromigration failure model: its application to W plug and Al-filled vias

被引:11
作者
Kawasaki, H [1 ]
Gall, M [1 ]
Jawarani, D [1 ]
Hernandez, R [1 ]
Capasso, C [1 ]
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, Austin, TX 78721 USA
关键词
electromigration; Al-Cu interconnect; tungsten plug;
D O I
10.1016/S0040-6090(97)01072-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For Al-Cu VLSI interconnects at tungsten (W) plug contact/via areas, a new electromigration (EM) failure model has been established. A series of experiments was performed to verify the proposed model using novel test structures. This paper discusses the lifetime extrapolations using the model and experimental data which predicts that lifetimes of AI-Cu interconnects at use conditions are dominated by Cu drift, or incubation times. This paper also discusses EM experimental results obtained for the Al-filled via which is a promising candidate for replacing W plug vias due to requirements of process simplification and cost reduction in multilevel metallizations. EM failure distributions from Al-filled vias show large standard deviations. This observation is explained through extensive failure analysis of EM-failed specimens. The application of the established EM model to Al-filled vias is discussed. (C) 1998 Elsevier Science S.A. All rights reserved.
引用
收藏
页码:45 / 51
页数:7
相关论文
共 13 条
[1]   ELECTROMIGRATION IN THIN GOLD-FILMS ON MOLYBDENUM SURFACES [J].
BLECH, IA ;
KINSBRON, E .
THIN SOLID FILMS, 1975, 25 (02) :327-334
[2]   ELECTROMIGRATION IN THIN ALUMINUM FILMS ON TITANIUM NITRIDE [J].
BLECH, IA .
JOURNAL OF APPLIED PHYSICS, 1976, 47 (04) :1203-1208
[3]  
DHEURLES F, 1978, THIN FILMS INTERDIFF
[4]   Characterization of electromigration failures using a novel test structure [J].
Gall, M ;
Jawarani, D ;
Kawasaki, H .
MATERIALS RELIABILITY IN MICROELECTRONICS VI, 1996, 428 :81-86
[5]   ELECTROMIGRATION IN AL(CU) 2-LEVEL STRUCTURES - EFFECT OF CU AND KINETICS OF DAMAGE FORMATION [J].
HU, CK ;
SMALL, MB ;
HO, PS .
JOURNAL OF APPLIED PHYSICS, 1993, 74 (02) :969-978
[6]  
JAWARANI D, 1997, IN PRESS P 1997 IEEE
[7]  
KAUR I, 1989, HDB GRAIN INTERPHASE, V1, P118
[8]   REALISTIC ELECTROMIGRATION LIFETIME PROJECTION OF VLSI INTERCONNECTS [J].
KAWASAKI, H ;
LEE, C ;
YU, TK .
THIN SOLID FILMS, 1994, 253 (1-2) :508-512
[9]  
KAWASAKI H, 1996, P 1996 IEEE S VLSI T, P192
[10]  
KAWASAKI H, 1995, P 3 INT WORKSH STRES, V373, P185