Fabrication of silicon nanopillars containing polycrystalline silicon/insulator multilayer structures

被引:19
作者
Fukuda, H [1 ]
Hoyt, JL [1 ]
McCord, MA [1 ]
Pease, RFW [1 ]
机构
[1] STANFORD UNIV,SOLID STATE ELECT LAB,STANFORD,CA 94305
关键词
D O I
10.1063/1.118387
中图分类号
O59 [应用物理学];
学科分类号
摘要
A new approach to three-dimensional nanostructures is discussed-with the goal of-fabricating vertical, ultrasmall tunneling junctions suitable for single electron devices. Pillars consisting of multiple layers of polycrystalline silicon (polysilicon) (similar to 10 nm thick) and silicon nitride (similar to 2 nm thick) were laterally oxidized. The fabrication of vertically stacked silicon nanoislands, with dimensions on the order of 10 nm in all three directions, connected by thin silicon nitride layers, is demonstrated. The saturation of the polysilicon core diameter during the lateral pillar oxidation process is clearly observed, confirming the self-limiting effect for polysilicon pillars. This approach allows the fabrication of three-dimensional nanostructures using conventional silicon processing equipment. (C) 1997 American Institute of Physics.
引用
收藏
页码:333 / 335
页数:3
相关论文
共 6 条
[1]  
Grabert H., 1992, Single Charge Tunneling
[2]   SELF-LIMITING OXIDATION FOR FABRICATING SUB-5 NM SILICON NANOWIRES [J].
LIU, HI ;
BIEGELSEN, DK ;
PONCE, FA ;
JOHNSON, NM ;
PEASE, RFW .
APPLIED PHYSICS LETTERS, 1994, 64 (11) :1383-1385
[3]  
Matsumoto K, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P363, DOI 10.1109/IEDM.1995.499215
[4]   THERMAL NITRIDATION OF SI AND SIO2 FOR VLSI [J].
MOSLEHI, MM ;
SARASWAT, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :106-123
[5]   MECHANISM OF RAPID THERMAL NITRIDATION OF THIN OXIDES [J].
SHIH, DK ;
JOSHI, AB ;
KWONG, DL .
JOURNAL OF APPLIED PHYSICS, 1990, 68 (11) :5851-5855
[6]   ROOM-TEMPERATURE SINGLE-ELECTRON MEMORY [J].
YANO, K ;
ISHII, T ;
HASHIMOTO, T ;
KOBAYASHI, T ;
MURAI, F ;
SEKI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (09) :1628-1638