512-Mb PROM with a three-dimensional array of diode/antifuse memory cells

被引:30
作者
Johnson, M [1 ]
Al-Shamma, A [1 ]
Bosch, D [1 ]
Crowley, M [1 ]
Farmwald, M [1 ]
Fasoli, L [1 ]
Ilkbahar, A [1 ]
Kleveland, B [1 ]
Lee, T [1 ]
Liu, TY [1 ]
Nguyen, Q [1 ]
Scheuerlein, R [1 ]
So, K [1 ]
Thorp, T [1 ]
机构
[1] Matrix Semicond, Santa Clara, CA 95054 USA
关键词
antifuse; CMOS memory; nonvolatile memory; one-time programmable (OTP); PROM; 3-D semiconductors;
D O I
10.1109/JSSC.2003.818147
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 512-Mb one-time-programmable memory is described, which uses a transistorless two-terminal memory cell containing an antifuse and a diode. Cells are fabricated in polycrystalline silicon, stacked vertically in eight layers above a 0.25-mum CMOS substrate. One-time programming is performed by applying a high voltage across the cell terminals, which ruptures the antifuse and permanently encodes a logic 0. Unruptured antifuses encode a logic 1. Cells are arranged in 8-Mb tiles, 1 K rows by 1 K columns by 8 bits high. The die contains 72 such tiles: 64 tiles for data and eight tiles for error-correcting code bits. Wordline and bitline decoders, bias circuits, and sense amplifiers are built in the CMOS substrate directly beneath the memory tiles, improving die efficiency. The device supports a generic standard HAND flash interface and operates from a single 3.3-V supply.
引用
收藏
页码:1920 / 1928
页数:9
相关论文
共 18 条
[1]  
[Anonymous], IEEE INT SOL STAT CI
[2]  
Crowley M, 2003, ISSCC DIG TECH PAP I, V46, P284
[3]   ADAPTIVE BIASING CMOS AMPLIFIERS [J].
DEGRAUWE, MG ;
RIJMENANTS, J ;
VITTOZ, EA ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) :522-528
[4]   A high-efficiency CMOS voltage doubler [J].
Favrat, P ;
Deval, P ;
Declercq, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :410-416
[5]   AN ALPHA-IMMUNE, 2-V SUPPLY VOLTAGE SRAM USING A POLYSILICON PMOS LOAD CELL [J].
ISHIBASHI, K ;
YAMANAKA, T ;
SHIMOHIGASHI, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :55-60
[6]  
KIRIHATA T, 2001, IEEE INT SOL STAT CI, P382
[7]  
KLEVELAND B, 2003, Patent No. 6574145
[8]  
Kleveland B., 2002, Patent, Patent No. [US6486728B2, 6486728]
[9]   A 5-V ONLY 16-KBIT STACKED-CAPACITOR MOS RAM [J].
KOYANAGI, M ;
SAKAI, Y ;
ISHIHARA, M ;
TAZUNOKI, M ;
HASHIMOTO, N .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) :661-666
[10]  
MAAYAN E, 2002, ISSCC, P100