A 5-V ONLY 16-KBIT STACKED-CAPACITOR MOS RAM

被引：10

作者：

KOYANAGI, M ^{[1
]}

SAKAI, Y ^{[1
]}

ISHIHARA, M ^{[1
]}

TAZUNOKI, M ^{[1
]}

HASHIMOTO, N ^{[1
]}

机构：

[1] HITACHI LTD,CTR DEVICE DEV CTR,KODAIRA,TOKYO 187,JAPAN

来源：

关键词：

D O I：

10.1109/JSSC.1980.1051452

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：661 / 666

页数：6

共 11 条

[1] CHATTERJEE PK, 1978, IEEE IEDM TECH DIG
[2] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS
DENNARD, RH
GAENSSLEN, FH
YU, HN
RIDEOUT, VL
BASSOUS, E
LEBLANC, AR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 256 - 268
[3] ITO K, 1978, ESSCIRC TECH DIG, P103
[4] Koyanagi M., 1979, JPN J APPL PHYS S, V18
[5] KOYANAGI M, 1978, IEDM, P348
[6] Lee H. S., 1976, International Electron Devices Meeting. (Technical digest), P15
[7] MOHSEN A, 1979, ISSCC DIG TECH PAPER, P152
[8] PASHLEY P, 1977, ELECTRONICS 0818, P252
[9] CHARGE-COUPLED RAM CELL CONCEPT
TASCH, AF
FRYE, RC
FU, HS
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (02) : 126 - 131
[10] HI-C RAM CELL CONCEPT
TASCH, AF
CHATTERJEE, PK
FU, HS
HOLLOWAY, TC
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (01) : 33 - 41