共 7 条
[1]
Denais M, 2003, 2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, P1
[3]
Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors
[J].
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS,
2004,
:40-45
[4]
Huard V, 2003, INT REL PHY, P178
[5]
*JEDEC, 2002, JEDEC FOUNDR PROC QU
[6]
LAROSA G, 2003, INT REL PHYS S
[7]
Rangan S, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P341