Spiral inductors on si p/p+ substrates with resonant frequency of 20 GHz

被引:41
作者
Kim, HS [1 ]
Zheng, DW
Becker, AJ
Xie, YH
机构
[1] Univ Calif Los Angeles, Dept Mat Sci & Engn, Los Angeles, CA 90095 USA
[2] Lucent Technol, Bell Labs, Murray Hill, NJ 07974 USA
关键词
heavily doped Si; on-chip inductors; porous Si; RF isolation;
D O I
10.1109/55.924840
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Porous Si of up to 200 mum in thickness has been used to fabricate high-performance spiral inductors on heavily doped Si substrates (0.007 Omega -cm). Spiral inductors with L similar to 5.7 nH are fabricated demonstrating Q(max) similar to 29 at 7 GHz and f(r) > 20 GHz. The resonant frequency (f(r)) increases with increasing porous Si thickness and saturates beyond 120 mum. A corresponding decrease in total capacitance is observed, Q(max) increases monotonically with porous Si layer thickness to beyond 200 mum. For inductors with a smaller footprint, Q(max) begins to saturate at less than 100-mum thick porous Si.
引用
收藏
页码:275 / 277
页数:3
相关论文
共 10 条
[1]   High Q inductors for wireless applications in a complementary silicon bipolar process [J].
Ashby, KB ;
Koullias, IA ;
Finley, WC ;
Bastek, JJ ;
Moinian, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) :4-9
[2]   Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates [J].
Burghartz, JN ;
Edelstein, DC ;
Jenkins, KA ;
Kwark, YH .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) :1961-1968
[3]   ATMOSPHERIC IMPREGNATION OF POROUS SILICON AT ROOM-TEMPERATURE [J].
CANHAM, LT ;
HOULTON, MR ;
LEONG, WY ;
PICKERING, C ;
KEEN, JM .
JOURNAL OF APPLIED PHYSICS, 1991, 70 (01) :422-431
[4]   Formation of porous silicon on patterned substrates [J].
Kruger, M ;
ArensFischer, R ;
Thonissen, M ;
Munder, H ;
Berger, MG ;
Luth, H ;
Hilbrich, S ;
Theiss, W .
THIN SOLID FILMS, 1996, 276 (1-2) :257-260
[5]   Method of creating local semi-insulating regions on silicon wafers for device isolation and realization of high-Q inductors [J].
Liao, CP ;
Huang, TH ;
Lee, CY ;
Tang, D ;
Lan, SM ;
Yang, TN ;
Lin, LF .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (12) :461-462
[6]   High-performance planar inductor on thick oxidized porous silicon (OPS) substrate [J].
Nam, CM ;
Kwon, YS .
IEEE MICROWAVE AND GUIDED WAVE LETTERS, 1997, 7 (08) :236-238
[7]   Porous silicon technology for RF integrated circuit applications [J].
Welty, RJ ;
Park, SH ;
Asbeck, PM ;
Dancil, KPS ;
Sailor, MJ .
1998 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS: DIGEST OF PAPERS, 1998, :160-163
[8]   An approach for fabricating high-performance inductors on low-resistivity substrates [J].
Xie, YH ;
Frei, MR ;
Becker, AJ ;
King, CA ;
Kossives, D ;
Gomez, LT ;
Theiss, SK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (09) :1433-1438
[9]   Surface micromachined solenoid on-Si and on-glass inductors for RF applications [J].
Yoon, JB ;
Kim, BK ;
Han, CH ;
Yoon, ES ;
Kim, CK .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (09) :487-489
[10]   On-chip spiral inductors with patterned ground shields for Si-based RF IC's [J].
Yue, CP ;
Wong, SS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) :743-752