A CMOS continuous-time G(m)-C filter for PRML read channel applications at 150 mb/s and beyond

被引:60
作者
Mehr, I [1 ]
Welland, DR [1 ]
机构
[1] CRYSTAL SEMICOND CORP,AUSTIN,TX 78744
关键词
CMOS transconductor; G(m)-C filter; read channel; tuning circuit;
D O I
10.1109/4.563671
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design techniques for equiripple phase CMOS continuous-time filters are presented, and their integration within a partial-response maximum likelihood (PRML) disk drive read channel is discussed. A programmable seven-pole two asymmetric zero filter implementation is described based on a new transconductance (G(m)) cell. The impact of integrator finite output impedance, excess phase, and other implementation-related nonidealities Is discussed. A filter tuning circuit that requires an accurate time base but no external components is presented, The filter has a cutoff frequency (f(c)) range bf 6-43 MHz, where f(c) is the -3 dB point of the magnitude transfer function with the two zeros set to infinity. Also, with finite zeros it is able to provide up to 12 dB of boost which is defined as the maximum value of the magnitude transfer function referred to de The group delay ripple stays within +/-2% for frequencies below 1.75 f(c). The cutoff frequency exhibits a 650 ppm/degrees C temperature dependency and a variation of +/-1%/V with the power supply. Total harmonic distortion (THD) values are below -40 dB at twice the nominal operating input voltage (V-nominal = 320 mV peak-to-peak differential), and the dynamic range exceeds 60 dB (for a maximum input signal of 640 mV peak-to-peak differential, maximum bandwidth setting, and no boost), Both the filter and a tuning circuit were implemented in a 0.6-mu m single-poly triple-metal n-well CMOS process. They consume 90 mW from a Single 5 V power supply and occupy an area of 0.8 mm(2).
引用
收藏
页码:499 / 513
页数:15
相关论文
共 37 条
[1]   TUNABLE BICMOS CONTINUOUS-TIME FILTER FOR HIGH-FREQUENCY APPLICATIONS [J].
ALINI, R ;
BASCHIROTTO, A ;
CASTELLO, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1905-1915
[2]  
Allen P. E., 1987, CMOS Analog Circuit Design
[3]   AN ANALOG FRONT-END SIGNAL PROCESSOR FOR A 64-MBITS/S PRML HARD-DISK DRIVE CHANNEL [J].
CHOI, D ;
PIERSON, R ;
TRAFTON, F ;
SHEAHAN, B ;
GOPINATHAN, V ;
MAYFIELD, G ;
RANMUTHU, I ;
VENKATRAMAN, S ;
PAWAR, V ;
LEE, O ;
GIOLMA, W ;
KRENIK, W ;
ABBOTT, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) :1596-1605
[4]   A PRML SYSTEM FOR DIGITAL MAGNETIC RECORDING [J].
CIDECIYAN, RD ;
DOLIVO, F ;
HERMANN, R ;
HIRT, W ;
SCHOTT, W .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1992, 10 (01) :38-56
[5]   A 3.0 V 40 MB/S HARD-DISK DRIVE READ CHANNEL IC [J].
DEVEIRMAN, GA ;
UEDA, S ;
CHENG, J ;
TAM, S ;
FUKAHORI, K ;
KURISU, M ;
SHINOZAKI, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) :788-799
[6]   DESIGN OF A BIPOLAR 10-MHZ PROGRAMMABLE CONTINUOUS-TIME 0.05-DEGREES EQUIRIPPLE LINEAR-PHASE FILTER [J].
DEVEIRMAN, GA ;
YAMASAKI, RG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :324-331
[7]   HIGH-LINEARITY CONTINUOUS-TIME FILTER IN 5-V VLSI CMOS [J].
DURHAM, AM ;
REDMANWHITE, W ;
HUGHES, JB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (09) :1270-1276
[8]   DESIGN OF A 15-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP TUNING [J].
KHOURY, JM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1988-1997
[9]   A 4-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP AUTOMATIC TUNING [J].
KRUMMENACHER, F ;
JOEHL, N .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :750-758
[10]   A 20-MHZ 6TH-ORDER BICMOS PARASITIC-INSENSITIVE CONTINUOUS-TIME FILTER AND 2ND-ORDER EQUALIZER OPTIMIZED FOR DISK-DRIVE READ CHANNELS [J].
LABER, CA ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :462-470