An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate mode

被引:91
作者
Esseni, D
Mastrapasqua, M
Celler, GK
Fiegna, C
Selmi, L
Sangiorgi, E [1 ]
机构
[1] Univ Udine, Dept Elect Mech & Management Engn, I-33100 Udine, Italy
[2] Agere Syst, Murray Hill, NJ 07974 USA
[3] Univ Ferrara, Dept Elect Engn, I-44100 Ferrara, Italy
关键词
deep-submicron MOSFETs; double-gate; low field mobility; silicon thickness dependence; ultrathin SOI MOSFETs;
D O I
10.1109/TED.2002.807444
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report an experimental investigation of electron mobility in ultrathin SOI MOSFETs operated in double-gate mode. Mobility is measured for silicon thickness down to approximately 5 nm and for different temperatures. Mobility data in single- and double-gate mode are then compared according to two different criteria imposing either the same total inversion charge density or the same effective field in the two operating modes. Our results demonstrate that for silicon films around 10 Inn or thinner and at small inversion densities, a modest but unambiguous mobility improvement in double-gate mode is observed even if the same effective field as in the single-gate mode is kept. Furthermore, we also document that mobility in double-gate mode can remarkably improve above single-gate mobility when the comparison is made at the same total inversion density. This latter feature of the double-gate operating mode can be very beneficial in the perspective of very-low voltage operation.
引用
收藏
页码:802 / 808
页数:7
相关论文
共 31 条
[1]   Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations [J].
Asenov, A ;
Kaya, S ;
Davies, JH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) :112-119
[2]   Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: A 3-D density-gradient simulation study [J].
Asenov, A ;
Slavcheva, G ;
Brown, AR ;
Davies, JH ;
Saini, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (04) :722-729
[3]   On the performance limits for Si MOSFET's: A theoretical study [J].
Assad, F ;
Ren, ZB ;
Vasileska, D ;
Datta, S ;
Lundstrom, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (01) :232-240
[4]   GENERALIZED SCALING THEORY AND ITS APPLICATION TO A 1/4 MICROMETER MOSFET DESIGN [J].
BACCARANI, G ;
WORDEMAN, MR ;
DENNARD, RH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (04) :452-462
[5]   A compact Double-Gate MOSFET model comprising quantum-mechanical and nonstatic effects [J].
Baccarani, G ;
Reggiani, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) :1656-1666
[6]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[7]  
BREWS JR, 1990, HIGH SPEED SEMICONDU, P139
[8]   SOI for digital CMOS VLSI: Design considerations and advances [J].
Chuang, CT ;
Lu, PF ;
Anderson, CJ .
PROCEEDINGS OF THE IEEE, 1998, 86 (04) :689-720
[9]   Reliability: a possible showstopper for oxide thickness scaling? [J].
Degraeve, R ;
Kaczer, B ;
Groeseneken, G .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (05) :436-444
[10]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268