1.5 nm direct-tunneling gate oxide Si MOSFET's

被引:321
作者
Momose, HS
Ono, M
Yoshitomi, T
Ohguro, T
Nakamura, S
Saito, M
Iwai, H
机构
[1] Research and Development Center, Toshiba Corporation
关键词
Electric insulators - Electric resistance - Hot carriers - Leakage currents - Oxides - Semiconducting films - Semiconducting silicon - Semiconductor device manufacture - Semiconductor junctions - Transconductance;
D O I
10.1109/16.506774
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, normal operation of a MOSFET with an ultra-thin direct-tunneling gate oxide is reported for the first time. These high current drive n-MOSFET's were fabricated with a 1.5 nm direct-tunneling gate oxide. They operate well at gate lengths of around 0.1 mu m, because the gate leakage current falls in proportional to the gate length, while the drain current increases in inverse proportion. A current drive of more than 1.0 mA/mu m and a transconductance of more than 1,000 mS/mm were obtained at a gate length of 0.09 mu m at room temperature. These are the highest values ever obtained with Si MOSFET's at room temperature. Further, hot-carrier reliability is shown to improve as the thickness of the gate oxide is reduced, even in the 1.5 mn case. This work clarifies that excellent performance-a transconductance of over 1,000 mS/mm at room temperature-can be obtained with Si MOSFET's if a high-capacitance gate insulator is used.
引用
收藏
页码:1233 / 1242
页数:10
相关论文
共 18 条
  • [1] DEEP-SUBMICROMETER MOS DEVICE FABRICATION USING A PHOTORESIST-ASHING TECHNIQUE
    CHUNG, J
    JENG, MC
    MOON, JE
    WU, AT
    CHAN, TY
    KO, PK
    HU, CM
    [J]. IEEE ELECTRON DEVICE LETTERS, 1988, 9 (04) : 186 - 188
  • [2] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS
    DENNARD, RH
    GAENSSLEN, FH
    YU, HN
    RIDEOUT, VL
    BASSOUS, E
    LEBLANC, AR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 256 - 268
  • [3] HIRUTA Y, 1989, U9 EUR SOL STAT DEV, P732
  • [4] Horiguchi S., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P761
  • [5] A STUDY OF DEEP-SUBMICRON MOSFET SCALING BASED ON EXPERIMENT AND SIMULATION
    HU, H
    JACOBS, JB
    SU, LT
    ANTONIADIS, DA
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) : 669 - 677
  • [6] HU H, 1994, VLSI S TECHN HON, P17
  • [7] Lee K. F., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P131, DOI 10.1109/IEDM.1993.347382
  • [8] MII Y, 1993, VLSI, P91
  • [9] MOMOSE HS, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P593, DOI 10.1109/IEDM.1994.383340
  • [10] MORIMOTO T, 1991, 23 C SOL STAT DEV MA, P23