A synthesis system for analog circuits based on evolutionary search and topological reuse

被引:57
作者
Dastidar, TR [1 ]
Chakrabarti, PP
Ray, P
机构
[1] Natl Semicond Corp, India Design Ctr, Bangalore 560008, Karnataka, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
analog circuits; circuit design; evolutionary search; SPICE simulation; topological reuse;
D O I
10.1109/TEVC.2004.841308
中图分类号
TP18 [人工智能理论];
学科分类号
081104 [模式识别与智能系统]; 0812 [计算机科学与技术]; 0835 [软件工程]; 1405 [智能科学与技术];
摘要
We present a method for automated synthesis of analog circuits using evolutionary search and a set of circuit design rules based on topological reuse. The system requires only moderate expert knowledge on part of the user. It allows circuit size, circuit topology, and device values to evolve. The circuit representation scheme employs a topological reuse-based approach-it uses commonly used subcircuits for analog design as inputs and utilizes these to create the final circuit. The connectivity between these blocks is governed by a well-defined set of rules and the scheme is capable of representing most standard analog circuit topologies. The system operation consists of two phases-in the first phase, the circuit size and topology are evolved. A limited amount of device sizing also occurs in this phase. The second phase consists entirely of device value optimization. The design of the evaluation function-which evaluates each generated circuit using SPICE simulations-has also been automated to a great extent. The evaluation function is generated automatically depending on a behavioral description of the circuit. We present several experimental results obtained using this scheme, including two types of comparators, two types of oscillators, and an XOR logic gate. The generated circuits closely resemble hand designed circuits. The computational needs of the system are modest.
引用
收藏
页码:211 / 224
页数:14
相关论文
共 35 条
[1]
Allen P. E., 1987, CMOS Analog Circuit Design
[2]
An evolutionary approach to automatic synthesis of high-performance analog integrated circuits [J].
Alpaydin, G ;
Balkir, S ;
Dündar, G .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2003, 7 (03) :240-252
[3]
[Anonymous], 1989, GENETIC ALGORITHM SE
[4]
An expert system approach to analog circuit synthesis [J].
Babu, VR ;
Mazhari, B ;
Hasan, MM .
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, :425-428
[5]
Davis M., 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence (Cat. No.94TH0650-2), P104, DOI 10.1109/ICEC.1994.350033
[6]
DHANWADA NR, 1999, P IEEE INT S CIRCUIT, P362
[7]
BLADES - AN ARTIFICIAL-INTELLIGENCE APPROACH TO ANALOG CIRCUIT-DESIGN [J].
ELTURKY, F ;
PERRY, EE .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (06) :680-692
[8]
FPAD - A FUZZY NONLINEAR-PROGRAMMING APPROACH TO ANALOG CIRCUIT-DESIGN [J].
FARES, M ;
KAMINSKA, B .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (07) :785-793
[9]
ANALOG CIRCUIT-DESIGN OPTIMIZATION BASED ON SYMBOLIC SIMULATION AND SIMULATED ANNEALING [J].
GIELEN, GGE ;
WALSCHARTS, HCC ;
SANSEN, WMC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :707-713
[10]
ISAAC - A SYMBOLIC SIMULATOR FOR ANALOG INTEGRATED-CIRCUITS [J].
GIELEN, GGE ;
WALSCHARTS, HCC ;
SANSEN, WMC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) :1587-1597