Self-aligned double-gate single-electron transistor derived from 0.12-μm-scale electron-beam lithography

被引:16
作者
Nishiguchi, K [1 ]
Oda, S [1 ]
机构
[1] Tokyo Inst Technol, Res Ctr Quantum Effect Elect, Meguro Ku, Tokyo 1528552, Japan
关键词
D O I
10.1063/1.1360778
中图分类号
O59 [应用物理学];
学科分类号
摘要
A single-electron transistor (SET) with two gates was fabricated via the self-aligned evaporation of Al into a trench structure comprised of Si and SiO2. The initial trench, which was comparable to 0.12 mum lines and defined by electron-beam lithography, was reduced to 0.05x0.02 mum by a slightly anisotropic etching characteristic. These processes allow for the production of SET devices using current silicon fabrication techniques. The simultaneous formation of two gates allows for one gate to be used to control the background charge of each device. The shift of Coulomb oscillation peaks was clearly shown by controlling the second gate bias. An inverter logic operation at a temperature of 5 K with a gain of 1.3 was obtained. These characteristics indicate that such SET logic devices, based on a combination of the good performance of the Al SET and the high level of control of the fabrication of Si technology, have considerable potential for future use. (C) 2001 American Institute of Physics.
引用
收藏
页码:2070 / 2072
页数:3
相关论文
共 6 条
[1]   Electron transport in nanocrystalline Si based single electron transistors [J].
Dutta, A ;
Oda, S ;
Fu, Y ;
Willander, M .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (7B) :4647-4650
[2]   Influence of quantum confinement effects on single electron and single hole transistors [J].
Ishikuro, H ;
Hiramoto, T .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :119-122
[3]   Si complementary single-electron inverter with voltage gain [J].
Ono, Y ;
Takahashi, Y ;
Yamazaki, K ;
Nagase, M ;
Namatsu, H ;
Kurihara, K ;
Murase, K .
APPLIED PHYSICS LETTERS, 2000, 76 (21) :3121-3123
[4]   Logic circuit elements using single-electron tunnelling transistors [J].
Stone, NJ ;
Ahmed, H .
ELECTRONICS LETTERS, 1999, 35 (21) :1883-1884
[5]   Control of Coulomb blockade oscillations in silicon single electron transistors using silicon nanocrystal floating gates [J].
Takahashi, N ;
Ishikuro, H ;
Hiramoto, T .
APPLIED PHYSICS LETTERS, 2000, 76 (02) :209-211
[6]   COMPLEMENTARY DIGITAL LOGIC BASED ON THE COULOMB BLOCKADE [J].
TUCKER, JR .
JOURNAL OF APPLIED PHYSICS, 1992, 72 (09) :4399-4413