Investigation of defects in deposited oxides with a frequency resolved capacitance technique

被引:5
作者
Caputo, D [1 ]
Irrera, F [1 ]
Palma, F [1 ]
机构
[1] Univ Rome, Dept Elect, I-00184 Rome, Italy
关键词
defect distribution; deposited oxide; frequency resolved capacitance measurements; phonon-assisted hopping;
D O I
10.1109/16.954475
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose a new tool to investigate defective oxides. The technique measures the differential capacitance of MOS devices under substrate accumulation as a function of the small-signal frequency. In off-stochiometric oxides deposited by plasma-enhanced CVD we measure a consistent increase of capacitance while decreasing frequency. An analytical model of capacitance is developed, starting from the hypothesis that trapped charge hops between defect sites around the Fermi level via a phonon-assisted mechanism. The hopping characteristic time depends on the energy difference and distance between defects and is compared with the inverse frequency. This gives rise to the observed dispersive behavior of the capacitance. Experimental results are successfully reproduced by the proposed model. Defect densities up to 10(20) cm(-3) were extracted, with an energy span as low as 0.1 eV and hopping distance around 25 Angstrom.
引用
收藏
页码:2342 / 2347
页数:6
相关论文
共 8 条
[1]   SILC-related effects in flash E2PROM's -: Part I:: A quantitative model for steady-state SILC [J].
De Blauwe, J ;
Van Houdt, J ;
Wellekens, D ;
Groeseneken, G ;
Maes, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (08) :1745-1750
[2]   Transport model in n++-poly/SiOx/SiO2/p-sub MOS capacitors for low-voltage nonvolatile memory applications [J].
Irrera, F ;
Marangelo, L .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (02) :372-377
[3]   Enhanced injection in n++-poly/SiOx/SiO2/p-sub MOS capacitors for low-voltage nonvolatile memory applications:: Experiment [J].
Irrera, F ;
Russo, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (12) :2315-2322
[4]   Electrical degradation and recovery of dielectrics in n++-poly-Si/SiOx/SiO2/p-sub structures designed for application in low-voltage non-volatile memories [J].
Irrera, F .
MICROELECTRONICS RELIABILITY, 2001, 41 (11) :1809-1813
[5]   Reliable extraction of MOS interface traps from low-frequency CV measurements [J].
Pacelli, A ;
Lacaita, AL ;
Villa, S ;
Perron, L .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (05) :148-150
[6]   Modeling and simulation of stress-induced leakage current in ultrathin SiO2 films [J].
Ricco, B ;
Gozzi, G ;
Lanzoni, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (07) :1554-1560
[7]  
WANG T, 1997, P EL DEV M, P89
[8]  
EL PROCESSES NONCRYS