A portable clock multiplier generator using digital CMOS standard cells

High frequency clock rate is a key issue in today's VLSI. To improve performance on-chip, clock multipliers are used, But it is a difficult task to design such circuits while maintaining low cost, This paper presents a circuit fabricated to test a new method of clock frequency multiplication, This new approach uses a digital CMOS process in order to implement a fully integrated digital delay locked loop, This multiplier does not require external components, Moreover, as it is primarily intended for ASIC design, it is generated by a parameterized generator written in C which relies on a portable digital standard cell library for automatic place and route, The design based on the delay locked loop allows the clock waveform to reach its operating point faster than conventional methods, Special techniques enable high multiplication factors (between 4 and 20) without compromising the timing accuracy, With a clock multiplier of 20, in 1 mu m CMOS process and a 5 V supply voltage, a 170 MHz clock signal has been obtained from a 8.5 MHz external clock with a measured jitter lower than 300 ps.